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Stress induced void formation in Cu interconnects, due to thermal stresses 
generated during the processing of semiconductors, is an increasing reliability issue in 
the semiconductor industry as Cu interconnects are being downscaled to follow the 
demand for faster chip speed. In this work, 1.8 micron and 180 nm wide Cu 
interconnects, fabricated by Freescale Semiconductors, were subjected to thermal 
cycles, in-situ in the TEM, to investigate the stress relaxation mechanisms as a 
` vii
function of interconnect linewidth. The experiments show that the 1.8 micron Cu 
interconnect lines relax the thermal stresses through dislocation nucleation and 
motion while the Cu interconnect 180 nm lines exhibit void formation. Void 
formation in 180 nm lines occurs predominantly at triple junctions where the Ta 
diffusion barrier meets a Cu grain boundary. In order to understand void formation in 
180 nm lines, the grain orientation and local stresses are determined. In particular, 
Nanobeam Diffraction (NBD) in the TEM is used to obtain the diffraction pattern of 
each grain, from which the crystal orientation is evaluated by the ACT (Automated 
Crystallography for TEM) software. In addition, 2D Finite Element Method (FEM) 
simulations are performed using the Object Oriented Finite Modeling (OOF2) 
software to correlate grain orientation with local stresses, and consequently void 
formation. 
 
According to the experimental and simulation results obtained, void formation in 
180nm Cu interconnects does not seem to be solely dependent on local stresses, but a 
combination of diffusion paths available, stress gradients and possibly the presence of 
defects. In addition, based on the in-situ TEM observations, void growth seems to 
occur through grain boundary and/or interfacial diffusion. However, in-situ STEM 
observations of fully opened voids post-failure show pileup of material at the Cu 
grain surfaces. This means that surface or interface diffusion is also very active during 
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Since the first integrated circuits were introduced in the 1960s, the 
microelectronic industry has made tremendous strides in developing faster 
microelectronic devices by increasing the transistor density through downscaling. 
This trend has followed Moore’s 1965 predictions [1] that the number of transistors 
on an integrated circuit would double every 2 years (Fig. 1.1). The major drive behind 
this push has been the increase in consumer demand for computers and computer-
related devices, such as multifunctional cellular phones and other handheld devices, 
high graphic play stations, and computer-enabled home appliances. 
 
Despite the success in producing faster microelectronic devices, the process of 
downscaling has imposed many challenges over the years. Each time, the industry 
was been able to meet those challenges through innovative approaches, such as the 
development of new materials with improved physical properties, new processing 
techniques, or novel circuit designs. For many years, one of the persistent obstacles to 
increasing semiconductor speed was the increase in RC delay associated with the 
aluminum (Al) interconnect-silica (SiO2) dielectric system. As the interconnect 
linewidth decreased in parallel with a reduction in transistor size, the increasing RC 
delay (nearly half the signal delay), which resulted from the electrical resistivity of Al 












Fig. 1. 1:   Moore’s Law predicting the number of transistors on an integrated circuit 
to double every two years  [2].  
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developing faster chips. To address this problem, the industry recognized in the 1980s 
that Al interconnects had to be replaced with a new metal with lower electrical 
resistivity. Copper (Cu) was the solution [3]. 
 
Cu had long been an obvious choice to replace Al, for not only its superior 
electrical resistivity, but also its smaller coefficient of thermal expansion (CTE) and 
better thermal stability (Table 1.1). Though silver (Ag) and gold (Au) were also 
considered for their better electrical properties, these materials were not cost effective. 
Superconductors were also an option for use as interconnects, but refrigeration was a 
deterrent. The first industrial application of Cu as interconnects was finally reported 
in 1997 [4].  Due to the concerted efforts carried out by researchers in industry and 
academia to continue downscaling, the current Cu technology, as of 2007, produces a 
DRAM ½ pitch of 65 nm according to the ITRS Roadmap [5]. Although novel 
materials, such as carbon nanotubes have been suggested as possible future 
interconnects, Cu will continue to be used for the time being in conjunction with low-
k materials (Fig. 1.2).  
 
When Cu was first proposed to replace Al, it was hoped that the favorable 
physical properties of Cu, such as a higher melting temperature and a smaller 
difference in the coefficient of thermal expansion (CTE) between Cu and silicon (Si) 
would prevent reliability issues that had plagued Al. However, those reliability issues 
















 Al Cu 
Electrical resistivity [µΩcm] 2.7 2.0~2.2 
Thermal conductivity [W/cm/K] 2.37 4.01 
CTE (/oC) 23.6×10-6 16.6×10-6 
Melting Temperature (K) 933.32 1357.62 








Fig. 1.2:   IBM Airgap Microprocessor-empty space used to  lower ILD dielectric 
constant [6]. 
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formation. Understanding EM and SIV is essential in designing future chips, as they 
can cause unexpected problems during chip usage. EM-induced failure occurs when 
high current densities in interconnect lines lead to ionic mass transport through the 
metallic carriers, leading to void formation, hillocks, and mass pileups [7]. SIV 
occurs when voids nucleate and grow in interconnect lines either during thermal 
processing, or thermal aging [8]. 
 
While numerous studies have been conducted to understand both EM [9-18] and 
SIV failure [19-28], SIV is still much less understood. In part, this is because the 
reduction in linewidth changes the state of stresses and grain structure of 
interconnects, while making it increasingly difficult to conduct analysis at the 
microstructural level. In addition, the properties of Cu are quite distinct from those of 
Al, as for example the stacking fault energy and the elastic constants, and thus prior 
research in Al does not necessarily apply to Cu. In this context, a crucial question 
arises: As Cu interconnects are reduced from the micro to nanometer range, and the 
structural features of Cu approach the nanoscale, how do the overall stress relaxation 
mechanisms change, and more specifically, how does SIV occur in the presence of 
thermal stresses? This dissertation addresses these issues. 
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1.2 THE APPROACH 
 
To address the effects of thermal cycling on Cu interconnects, in-situ 
Transmission Electron Microscopy heating experiments, ranging from room 
temperature to approximately 500oC, are conducted in samples of 1.8 micron and 180 
nm linewidths. This method allows the observation in real time of dislocation 
dynamics and/or void formation as a function of Cu interconnect linewidth. 
Subsequently, to understand SIV in 180 nm Cu interconnects, the grain orientation in 
these narrow lines is determined by TEM, using the software ACT (Automated 
Crystallography for TEM). Subsequently, a finite element method-based software, 
called OOF2 (Object Oriented Finite Element Analysis of Microstructures), uses the 
crystallographic information acquired by ACT to calculate the local stresses in 180 
nm Cu interconnect lines. Finally, a correlation between the TEM observations of 
void formation, grain orientation and local stresses is established. 
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1.3 OBJECTIVES AND MAIN CONTRIBUTIONS 
 
1.3.1 Objectives 
In order to address the influence of thermal stresses on stress relaxation 
mechanisms and void formation in nanoscale Cu interconnects, the specific objectives 
of this dissertation are as follows: 
1. To identify the stress relaxation mechanisms in 1.8 micron and 180 nm Cu 
interconnects by in-situ TEM 
2. To monitor void formation in 180 nm Cu interconnects by in-situ TEM 
3. To develop a model for void nucleation in 180 nm Cu interconnects. 
4.  To identify grain orientations in 180 mm narrow Cu interconnects by TEM and 
calculate the local stresses in 180 nm narrow Cu interconnects using a Finite 
Element Method-based software. 
5. To establish a correlation between grain orientation, local stresses and void 
formation in Cu interconnects.  
 
1.3.2 Main Contributions 
   The main contributions of my thesis are:  
 
1. Using in-situ TEM heating to observe the stress relaxation behavior in 1.8 
micron and 180 nm Cu interconnects. The stress-temperature relationship of Cu 
thin films and narrow Cu interconnects show a non-linear behavior [29] and 
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linear behavior [30], respectively. So far, a correlation between this difference in 
behavior and the stress relaxation mechanisms in Cu interconnects is not clear. 
However, by using in-situ TEM heating techniques, I am able to observe, in real 
time, the distinct stress relaxation mechanisms operating in Cu interconnects, 
under thermal stress. In addition, I am able to identify the roles of the various 
interfaces (e.g. Cu grain boundary or Cu/diffusion barrier) in the stress 
relaxation process. 
 
2. Determining the microstructure and crystal orientation of Cu grains in narrow 
180 nm Cu lines. This information is critical in understanding void formation 
behavior, particularly as local stresses, which are a function of crystal 
orientation are believed to directly affect the void formation behavior. So far, 
the presence of submicron/nano Cu grain sizes associated with narrow lines has 
made crystal orientation analysis increasingly difficult. However, this work 
shows that by using an automated crystallography software (ACT) in 
conjunction with the Nano-Beam Diffraction (NBD) TEM technique, the crystal 
orientation of nanoscale Cu grains, as fine as 20 nm, can be indexed.  
 
3. Using a Finite Element Method (FEM) software to simulate local stresses in 180 
nm Cu interconnects as a function of grain orientation. This approach and the 
use of in-situ TEM heating techniques allows for a direct correlation between 
` 10
grain orientation, local stresses and void formation. 
 
4. Modeling void nucleation in 180 nm Cu interconnects based on TEM 





1.4 ORGANIZATION OF THE DISSERTATION 
 
Chapter 2 starts by discussing the current state of understanding of stress 
relaxation mechanisms under thermal stress in Cu thin films and Cu interconnects. 
Next a description of void formation and stress-assisted diffusion in Cu interconnects 
is presented. The thesis then turns to a discussion of grain orientation in Cu 
interconnects.  
 
In chapter 3, the experimental procedures required to accomplish the objectives of 
this thesis are discussed. In particular, transmission electron microscopy techniques, 
such as TEM, STEM, and grain orientation analysis, as well as X-ray diffraction and 
finite element method-based stress simulations are discussed. 
 
Chapter 4 covers the experimental results, starting with the microstructure 
analysis of as-received 1.8 micron and 180 nm Cu interconnects. Next, the results 
obtained from the in-situ TEM thermal cycling experiments and the grain orientation 
analysis in 180 nm lines performed by ACT are presented. The calculation of local 
stresses using the finite element method software OOF2, based on previous local 
orientation data, is then laid out. Finally, the results from in-situ Scanning 
Transmission Electron Microscopy (STEM) experiments are presented.  
 
Chapter 5 will provide a discussion on the effects of the dimensions of the Cu 
interconnects (i.e. the linewidths) on the different stress relaxation mechanisms, as 
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well as discuss the SIV mechanisms based on both experimental and simulation 
results for 180 nm Cu interconnects presented in Chapter 4. These results will be the 
basis for modeling void formation to clarify how voids form under thermal stresses in 
Cu interconnects. The feasibility of the model will be analyzed based on calculations 
of vacancy concentration under stressed conditions and stress assisted diffusion 
coefficients. The discussion then turns to void growth behavior, looking at the role of 
grain boundaries, while performing flux calculations to identify possible diffusion 
paths. Lastly, in-situ STEM results will be discussed to verify if the diffusion paths 
can be experimentally observed.  
 
This dissertation will conclude with a summary and a discussion of possible 
future work, which could lead to a better understanding of the SIV behavior. In 
addition, a novel way of preparing TEM samples for in-situ applied electrical current 
TEM experiments is presented. This technique can be used in conjunction with 
experimental methodology to better understand EM behavior in Cu interconnects. 
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CHAPTER 2: STATE OF UNDERSTANDING 
 
2.1 ORIGIN OF THERMAL STRESSES IN CU INTERCONNECTS 
 
 Thin metal films/lines, deposited onto a thick Si substrate, are typically subjected 
to high thermal stresses during processing and/or in service, due to a difference in the 
coefficient of thermal expansion (CTE) between the deposited metal and the substrate. 












σ ,                                                (2.1) 
 
where sα  and fα  are the coefficients of thermal expansion of the substrate and the 
film, respectively, Ef is the Young’s modulus of the film, νf the Poisson’s ratio, and 
T∆ is the temperature change. These thermal stresses in metal layers have been well 
documented for both Al and Cu films/lines [22,29, 31-43]. When Cu was first 
investigated for applications as interconnects, the smaller CTE of Cu compared to Al 
(Table 1.1) was thought to be an advantage for reducing the thermal stresses. 
However, the higher stiffness of Cu offset this advantage. The product of the biaxial 
modulus and the difference in the CTE between the metals Cu/Al and Si gives, 
13.2 −− −=∆ CMPaM
o
AlSiAl α  for Al, and 
16.2 −− −=∆ CMPaM
o
CuSiCu α  for Cu [33]. 
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Therefore  in the case of Cu, the thermal stresses are slightly higher than for Al when 
subjected to identical thermal treatments. 
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2.2 SIZE EFFECTS IN STRESS STATE OF CU INTERCONNECTS 
 
Thin metal films deposited on a thick substrate, with or without a passivation 
layer, exhibit high tensile stresses at room temperature. Upon thermal cycling, the 
tensile stresses decrease with increasing temperature, eventually transitioning to 
compressive stresses at high temperatures (Fig. 2.1). Among the two aforementioned 
types of films, the passivated film has a higher residual tensile stress at room 
temperature than that of the unpassivated film. In addition, the stress-temperature 
behavior can vary according to the thickness and grain size of the metal film [44].  
 
Thin metal films are subjected to an isotropic biaxial state of stresses according to 
equation 2.1, where ),1( υασσ −∆∆== TEyx and 0=zσ . However, in the case of 
unpassivated metal lines, an anisotropic biaxial state of stresses is typically observed 
where ,yx σσ ≠ and 0=zσ , while in passivated lines a triaxial stress state where 
,zyx σσσ ≠≠ and 0≠zσ  is normally present (Fig. 2.2) [8,45]. Fig. 2.3 shows the 
changes in the stress state from biaxial stress to triaxial stress as the line’s thickness-
to-width ratio varies from small (wide lines) to large (narrow lines) values. It can be 
seen that as the thickness-to-width ratio increases, zσ  becomes more significant, and 
the stresses become quasi-hydrostatic. 
 
In addition to changes in stress states (from an isotropic biaxial stress for thin 












                                                         
                                       
                           (a)                                                           (b) 
       
                                                                                             (c) 
 
                                                                                            (d) 
 
Fig. 2.2:   Change in stress states for different metallization configurations [8].       (a) 
reference system used in this work (b) Isotropic biaxial stress state in films 
(c) anisotropic biaxial stress state in unpassivated lines (d) triaxial stress 








Fig. 2.3:   Normal stresses in passivated Cu interconnects as a function of thickness-
to-width ratio [47]. 
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the metal layers also show distinct differences in the stress-temperature behavior 
during thermal cyclic tests. This is shown in Fig. 2.1 where the stress-temperature 
behavior for film shows a non-linear trend, while narrow passivated interconnects 
show a linear change in stress as a function of temperature in Fig. 2.4. This indicates 
that while thin films undergo plastic yielding, the deformation behavior in passivated 
narrow lines is largely elastic. The lack of plastic yielding under such quasi-
hydrostatic stresses can have an impact on the stress relaxation mechanisms, due to 
the fact that dislocation motion is unlikely to occur. In such cases (passivated narrow 
lines), stress relaxation can be achieved by void formation. [45]. This can be 
qualitatively understood by looking at the von Mises Criterion. For plastic 





yzzyyxv σσσσσσσ −+−+−=                                                      (2.2) 
 
must exceed the yield strength Yσ . For thin films, )( yxv σσσ == . Thus if Yx σσ > , 
yielding will occur. For passivated narrow lines, assuming a perfect hydrostatic case 
where zyx σσσ == , and 0=vσ , yielding will not occur. In the case of a quasi-
hydrostatic stress state (i.e. a triaxial stress state where ,zyx σσσ ≠≠ and 0≠zσ ), 
































Fig. 2.4:  Stress-temperature relationship for 0.2 micron Cu lines in SiOF dielectric 
layer based on XRD data. Recreated from graph in [37].  
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2.3 STRESS RELAXATION MECHANISMS OF CU INTERCONNECTS 
UNDER THERMAL STRESS 
 
2.3.1 Dislocation mechanisms in thin Cu films 
   When thin films are subjected to thermal stresses, the strains are typically 
relieved through dislocation mechanisms [36,48-53]. These mechanisms, investigated 
on various films, show a behavior different from that of bulk materials. In thin films, 
the grain structure is generally columnar, and the dislocations observed are threaded 
dislocations, extending from the film/substrate interface to the film/passivation 
interface (Fig. 2.5). These dislocations, in the presence of a passivation layer, become 
easily pinned at the interfaces, and have difficulty gliding under the influence of 
stress. This behavior has been observed for the case of the Al /Al2O3 interface [36]. 
As a result, passivated thin films generally have higher yield stresses than 
unpassivated or thicker films. But depending on the type of the passivation material, 
the metal thin film/passivation layer interface can behave quite  differently, as for 
example the case of Cu and amorphous SiNx interface, where the interface was 
reported to be a sink source for dislocations [31]. Thus, the role of the interface will 
be dependent on the nature of the dislocation-interface interaction and the 
structure/properties of the interface. 
 
     In ultrathin, 200 nm, unpassivated, Cu films, unexpected dislocation motion 







Fig. 2.5:   Threaded dislocations in thin films [36]. ‘h’ is the film thickness, and ‘dx’ 
is the dislocation segment length needed to be created when the 
dislocation moves by the distance dx.  
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were seen to nucleate at Cu triple junctions in a grain roughly 700 nm in diameter, 
further gliding into the crystal along a (111) type plane, pushed by newly nucleated 
dislocations. These results showed that plastic deformation in thin films changed from 
threading dislocations in Cu films over 400 nm to parallel gliding dislocations in 
films under 400 nm. These reports indicate that the stress relaxation through 
dislocation dynamics is a complex process, determined by the type of interfaces 
available and the film thickness. 
 
2.3.2 Void nucleation and growth under thermal stress 
In addition to stress relaxation through dislocation nucleation and motion, Cu 
interconnects can exhibit stress-induced void formation. The latter mechanism has 
been first reported in 2.5 to 3.5 micron wide Al lines, by Curry et .al. [54] and Yue et. 
al. [55]in the mid 1980s (Fig. 2.6). Since then, stress-induced void formation has been 
studied intensively in Al [21,26,27,56-62] and Cu [20,24,25,63-67] for films [20, 24] 
and lines [25,63-67].   
 
In addition, several papers have studied the diffusivity along various interfaces 
(Cu grain boundary, Cu/passivation interface, and Cu/DB interface) and its’ role in 
stress relaxation behavior in Cu films  [46,68,69]. SIV occurs during processing 
or/and in use, when the interconnect samples are subjected to one or more thermal 
cycles. Once these voids form, the current density can greatly increase due to a 









Fig. 2.6:   Stress-Induced-Void formation (SIV) in Al lines [54]. 
Al interconnects 
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through EM, in addition to SIV [8]. 
 
A qualitative understanding of the SIV behavior in interconnects can be inferred 
by looking at changes in stress and diffusion rate with increasing temperature. In 
general, the stress of metal films on a stiff substrate decreases with increasing 
temperature. On the other hand, at higher temperatures, the atomic mobility and 
consequently the diffusivity rate increase. Therefore, the temperature at which void 
formation occurs is a compromise between sufficiently high stresses and significant 
diffusion (Fig. 2.7). 
 
 
In general, stress-induced void formation occurs in two steps, namely nucleation 
and growth. Although void nucleation is not fully understood, the typical approach is  
to perform a thermodynamic (energetic) analysis of void nucleation. In this fashion, 
the change in Gibbs free energy for void nucleation can be expressed as 
 
gse GGGG ∆+∆+∆=∆                                                                                            (2.3)   
 
where eG∆  is the change in elastic energy, sG∆  the change in surface energy, and 
gG∆ the change in grain boundary energy associated with the nucleation of a void.  A 
careful analysis of equation (2.3) reveals that the change in Gibbs free energy is a 
function of void size. As shown in Fig. 2.8, G∆  increases with void size before 












































































































Gibbs free energy with a further increase in void size [56]. The presence of a 
maximum in the Gibbs free energy function means that an energy barrier ( cG∆ ) must 
be overcome before a void with critical size can be stable and grow.  
 
In the case of Al interconnects, Gleixner et. al. have studied in detail the 
energetics of void nucleation considering the effects of site geometries, interfaces, 
and interface flaws [21]. The models suggested include homogeneous nucleation of 
voids by purely statistical vacancy condensation, nucleation at a grain boundary, 
nucleation at the line sidewall, and nucleation at an interface notch. Based on the 
calculations,  Gleixner et. al. [21] concluded that the nucleation rates for each of the 
above nucleation sites were too small to be realistic, and therefore void nucleation by 
vacancy condensation should not expected in passivated interconnect lines. On the 
other hand, the paper considered the formation of vacancies in sidewall notches 
(defects from processing) as the cause of void formation. If Rp is the radius of the 
circular contaminant patch (Fig. 2.9), the critical stress *σ required to overcome the 





θγσ sin2* =         for    2/πθ <c                                                                       (2.4) 
 






Fig. 2.8:   Change in free energy as a function of void size [56]. 
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Fig. 2.9:   The process by which an interface flaw becomes a void. (a) initial flaw at                 
zero stress (b) applied stress driving Al surface to bow to radius of                  





on the results obtained from equation (2.4), the authors concluded that with a typical 
thermal stress of 500MPa, void nucleation can occur from a flaw as small as 4nm in 
the absence of a nucleation barrier. If instead a stress of 2 GPa is assumed, flaws as 
small as 1 nm are sufficient for void nucleation to occur [21], indicating that void 
nucleation at a flaw at the Al/Al2O3 interface might be a plausible mechanism for void 
nucleation. 
 
In terms of void growth, there are many possible factors that partake in affecting 
SIV in interconnects, including defects, stress, and passivation layer. Among these, 
the presence of thermal stresses is regarded as the dominant factor. For Al, void 
growth has been assumed to occur through grain boundary diffusion, under creep 
conditions. The various models are discussed in detail by Okabayashi [27]. In general, 






−=                                                                                                 (2.5) 
 
where D is the diffusion coefficient, Ω  the atomic volume, k Boltzman’s constant, T 
the temperature, µ and vµ the chemical potential for atoms and vacancies, 
respectively. As shown in equation (2.5), the gradient in chemical potential difference 
between atoms and vacancies is ultimately driving void growth. While the diffusion  
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QDD do exp ,                                                                                                 (2.6)  
 
where D0 is the pre-exponential factor and Qd the activation energy. In the presence of  










σexp                                                                                                   (2.7) 
 
where σ  is the stress. Furthermore, in the presence of stress, the difference in 
chemical potential between atoms and vacancies is given by 
 
σµµµ Ω−=− ov                                                                                                      (2.8) 
 
where oµ  is the chemical potential for an unstressed state. Assuming the void grows 
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σσσ                                          (2.10) 
 
where N0 is the vacancy concentration in an unstressed state. If one dimensional flux 
occurs and atoms originally in the void migrate into the grain boundary to be 
accommodated, then 







Ω−=                                                                                                        (2.11) 
 
where δd  is the change in thickness of the grain boundary, t the time, and bδ the grain 
boundary thickness (Fig. 2.10). Due to the atomic flux, the stress is relaxed in the 












Fig. 2.10:   Accommodation of mass at grain boundary (GB). J is the atomic flux, jb 
the flux of atoms deposited at the GB, bδ the grain boundary thickness, δ  
the grain boundary thickening  (adapted from [27].) 
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where 0σ is the initial stress (thermal stress), M is the lumped elastic constant of the 
line, and xb is the distance over which stress relaxation due to grain boundary 
thickening. By differentiation of equation (2.12) with respect to t, and inserting the 























=  and by inserting 
dx












bb σδσ Ω=                                                                                              (2.14) 
 
where Db is the grain boundary diffusion coefficient. In general, equation (2.14) can 











bb σδσ Ω=                                                                                            (2.15) 
 
where C is a diffusion model dependent factor. Assuming that one void exists in an  
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infinitely long line, then ),( txσ  can be derived by taking as boundary conditions 
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σ                                           (2.19) 
 
where Lb is the total length of grain boundary per unit area of film, 2/L±  the 
distance over which stress relaxation occurs due to growth of a single void, S is the 
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total cross sectional area of diffusion paths in the cross-section of the line, and jav is 
the flux averaged over diffusion paths in the cross-section of the line. 
 
Assuming the growth of a single void to result in a uniform stress relaxation  over 









0)21(3                                                                            (2.20) 
WHLV =0                                                                                                               (2.21) 
 
where ν  is the Poisson’s ratio, eσ  the yield stress, pσ the stress relaxed by plastic 
deformation, and 0V  the volume of the segment of the Al that undergoes stress 
relaxation. mV  in equation (2.20) gives an approximation of the void volume for the 
real case where stress relaxation may not be uniform. 
    
Physical models were developed by Yost [58, 70] for void growth in equiaxed 
columnar grains (Fig. 2.11), where mass transport is accommodated by grain 
boundaries. According to these models, the tensile stress relaxes along the width of 
the line, and over time along the length of the line as well. The void size a(t) may be 




Fig. 2.11:   Wedge-shaped void of size a(t) growing via grain boundary diffusion in a 




















δνσ                                                                  (2.22) 
 
where h is a shape factor (~1).  
 
Since these models are based on multigrained equiaxed columnar grains, and this 
thesis revealed the presence of near bamboo structures for 180 nm interconnects, we 
will now look at a physical model developed for a bamboo structure line. For bamboo 
structure lines, grain boundaries only exist along the width of the line, and thus, the 
void growth rate can be determined by diffusion of vacancies along this grain 
boundary.  Yost developed a numerical model for voids lying on each edge of a 
bamboo grain boundary [57]. It was assumed that Al diffuses through the void surface 
into the connecting grain boundary (Fig. 2.12). This was thought to decrease the 
stress instantaneously in the longitudinal direction over a direction L/2 on both sides 
of the grain boundary. Consequently, the longitudinal stress xσ develops along the 
linewidth direction (y-direction). If Al diffusion on the surface of the void is faster 
than diffusion at the grain boundary, the void growth rate will depend on the diffusion 
















Fig. 2.12:   Conductor line and void geometry showing appropriate chemical potential 
( 0 and µµ are the chemical potential and chemical potential under zero 
stress respectively) and relaxation distance yd. ψ  is the void angle, sγ  the 
surface energy and K the curvature. The other terms have the same 




In other words, the equation above shows that the driving force for void growth is 
proportional to the gradient of the longitudinal stress across the width of the line. 















=                                                                            (2.24) 
 
The resulting graph for a 3 micron wide line (100 microns long) at t=0 is shown in 
Figure 2.13. The graph shows a decrease in stress from the edge to the middle of the 
line. This stress at the edge is expected to be the driving force for void growth. 
 
Hu also developed models for explaining void growth in bamboo-structured Al lines, 
but in this case grain boundaries were considered to be regularly spaced by a distance 
g [61]. The following two assumptions were considered in Hu’s model, i) The 
diffusion of Al along the grain boundary is fast enough, such that stress relaxation is 
complete after a negligibly short time, and ii) Void growth continues via mass 
transport through bulk diffusion, cascading down sequential tiers of grain boundaries, 
resulting in a layer of extra mass at each grain boundary for stress relaxation. 
 
Based on this second assumption, the flux jn across the nth grain, for the (n-1)th  









Fig. 2.13:   Change in stress along the y axis of the interconnect from the edge (y=0) 
to the middle of the line (y=1.5) for a 3 micron wide line [57]. 
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( )nnn gkT
Dj σσ −−= −11                                                                                            (2.25) 
 
where D1 is the self-diffusion coefficient in bulk, and nσ  is the normal stress 
component in the longitudinal direction at the nth grain boundary. The grain boundary 
thickening rate for the nth grain boundary due to the mass conservation at the nth 
grain boundary is then given by 
)( 1+−Ω= nn jjdt
ndδ                                                                                                 (2.26) 
 











22)( σσ                                                          (2.27) 
 
If only a single grain boundary on each side of the connecting grain boundary exists, 
then V(t) is given by 
 









=τ  and rV is the volume change per grain when the original strain is 
in the length of the direction is fully relaxed. Based on this model, the void volume is 
not a function of  the grain boundary diffusion, but of bulk diffusion. For 10/ 0 <τt , 
the model shows continuous growth for an infinitely long line with infinite grain 
boundaries, and for 32/ 0 −=τt , the saturation of growth for a one-grain boundary 
line.  
 
McPherson and Dunn developed a model for void formation based on a power-
law creep [19]. First, the model assumes that the elemental unit of failure is a vacancy. 
The transport of these vacancies into or out of a given region of interest is assumed to 







),(),(),(                                                                             (2.29) 
 
where J is the vacancy flux, m is the mobility, n is the concentration of vacancies, F 
the average force acting on the vacancy, and D the diffusion coefficient for vacancies. 
In equation (2.29), the first term on the right is due to drift transport because of the 
force (stress gradient) acting on the vacancy, while the second term is associated with 
“back diffusion” due to a concentration gradient. If the force acting on the vacancy is 













                          (2.30) 
 
where β  is a temperature dependent proportionality constant, and the Einstein 
relationship kTkTQDkTDm /)/exp(/ 0 −==  was used.  The model assumes that 
the drift component is much larger than the back diffusion component such that Φ is 
approximately independent of the stress. Failure will occur if a flux divergence exits, 







),(),(                                                                                              (2.31) 
 
Using the divergence theorem, the integral form of Fick’s law becomes 
 
∫ −=⋅ dt
tdNdAJ )(                                                                                                    (2.32) 
 
where A is the area of the surface bounding the volume of interest, and N(t) the total 
number of vacancies in the volume. 
 
With the flux divergence equation established, the time-to-failure can be derived 
by first looking at the rate at which the number of vacancies increases in a given 
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ionvac λ=−=               (2.33) 
 
Here, Nvac and Nion represent the number of vacancies and ions respectively, and )(tλ  
is the metal-ion-emission probability per unit time. From equations (2.32) and 






t ∫ ⋅=λ                    (2.34) 
 
If the number of Al ions in a given volume decreases to some critical factor fc, failure 
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λ              (2.36) 
 
By combining equations (2.34) through (2.36), the equation for TF can be determined, 









QBTF exp10σ              (2.37) 
 









=             (2.38) 
 
For failure to occur, a flux divergence term must be present in the above equation. 
However, its impact on the time-to-failure is contained in the pre-factor B0, and is not 











QBTF N exp0σ              (2.37) 
 
Since the model developed by McPherson and Dunn is a model based on power-creep 









QTTCR N exp)( 0              (2.37) 
 
where C is a constant, and T0 is the temperature at which the stress is zero. The 
consequences of the above equation are shown in Fig. 2.7 where a maximum voiding 
rate can be found at an intermediate temperature. 
 
The models so far presented have been developed for Al and void formation 
through grain boundary diffusion. However, in order to understand SIV in Cu 
interconnects, we will now discuss reported experimental, simulation, and modeling 
results by Singh et. al.  [68]. Gan et. al. [46], and Huang et. al. [69]. These reports 
investigated the diffusion mechanisms that are responsible for stress relaxation, which 
in turn directly impact SIV behavior. 
 
Singh et. al. [68] studied the stress relaxation in Cu interconnect structures by 
interface diffusion, through experiments and simulations. The authors measured the 




Fig. 2.14:   Measured stress relaxation in an array of damascene copper lines. The 
results are shown for films passivated with SIN and SiC, as well as for 
unpassivated lines. xxσ  and yyσ  correspond to the normal stress along 
the length and transverse direction respectively [68]. 
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the possible diffusion paths responsible for the drop in stress. Two capping layers, 
SiN and SiC were used, and the results showed that if the Cu/cap interface diffusivity 
was constant, the difference in the elastic modulus between SiN and SiC did not 
affect the stress relaxation behavior. The authors concluded that in fact it was the 
difference in diffusivity at the interface, which was primarily responsible for the 
stress relaxation behavior. In the case of the two capping layers used, the slower 
diffusivity of SiN compared to SiC is believed to be the reason why the stress 
relaxation was slower in SiN than SiC (Fig. 2.14). The report also studied the 
diffusivity of Cu grain boundaries and Cu/Ta interface.  Due to the strong adhesion of 
Cu/Ta, the diffusivity at this interface was much slower. In fact, an analysis of the 












−δ  where TaCuD /  , TaCu /δ , and  TaCuQ /  are 
the diffusion coefficient, interface width, and the activation energy for diffusion at the 
Cu/Ta interface.  This slow diffusivity at the Cu/Ta interface indicates that stress 
relaxation in Cu interconnects occurred by a flux of atoms from the Cu/passivation 
interface into the bamboo grain boundaries.  
 
Gan et. al. [46] and Huang et. al. [69] studied experimentally the isothermal stress 
relaxation in electroplated Cu films, and presented kinetic models to explain the stress 
relaxation behavior. This study, which is composed of parts I [46] and II [69], found 
that a 1.0 micron thick Cu film passivated with a 50 nm SiN and 200 nm silicon oxide 
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was less able to relax the stresses than an unpassivated Cu film, due to the faster 
surface diffusion available along the free surface of the unpassivated Cu film. Since 
the stress is related to the strain by the Hooke’s law, the stress rate can be expressed in 








σ   and p
•
ε   are the stress rate and the inelastic strain rate, and M the biaxial 
modulus of the film. M was calculated to be M=166.3-0.094T+7.59×10-5 T2 , where 
T is the temperature in oC. Assuming a linear creep behavior to be the chief 







p                                                                                                                    (2.39)  
 
where η is the creep viscosity. The stress as a function of time can be calculated by 
inserting in equation (2.39) to (2.38), which gives 
 
)/exp()( 0 τσσ tt −=                                                                                               (2.40) 
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where M/ητ =  is a time constant of stress relaxation and 0σ  is the initial stress. 
This equation predicts that when τ=t , full relaxation occurs (i.e. 0)( =tσ ).  
However, experimental results show that this is not the case, and that the stress 
relaxation slows down as it nears the zero creep state. If this is taken into account, the 
empirical relation used to describe the stress relaxation behavior can be given by 
 
∞+−∆+−∆= στστσσ )/exp()/exp()( 2211 ttt                                                      (2.41) 
 
The two exponential terms represent the stress relaxation from the steady state and 
transient states, while ∞σ  is the zero creep stress. In order to be able to consistently 
apply equation (2.41) to conditions with varying parameters, a subsequent kinetic 
model was developed. 
 
The kinetic model presented by Huang [69] looks at the diffusion paths by which 
mass transport occurs (free surface, grain boundary, Cu/cap interface) (Fig. 2.15). In 
this paper, bulk diffusion and Cu/substrate diffusion is neglected. Neglecting the 
Cu/substrate diffusion does not seem unrealistic given the fact that the Cu/diffusion 
barrier has low diffusivity, as was discussed earlier.  The chemical potential is defined 
by the local grain curvature at the free surface and the normal stresses at the grain 
boundaries. This chemical potential gradient is the driving force behind the diffusion 




Fig. 2.15:   Schematic illustration of polycrystalline thin films; (a) an unpassivated 
film and (b) a passivated film [68].  
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surface was considered. The kinetic model assumed a film consisting of two-
dimensional grains of a constant length l with grain boundaries of height h 
perpendicular to the film/substrate interface (Fig. 2.15). The chemical potential 
driving the diffusion at the free surface and the grain boundary is given by 
 
Ω−= SS S γκµµ )(0                   (2.42)                      
Ω−= SBB S γσµµ )(0                            (2.43) 
   
where 0µ is the reference value, Sγ  the surface energy density, Ω  the atomic volume, 
and κ the surface curvature. Bσ  is the normal stress at the grain boundary, y is the 
coordinate along the grain boundary, and s is the curvilinear coordinate along the 
surface. Under equilibrium conditions, no chemical potential gradient exists, and no 
driving force for diffusion exists. In addition, the curvature of the free surface grains 
is uniform ( 0)( κκ =S ), and the normal stress at each grain boundary is a constant 




ψκ cos20 −=                (2.44) 
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Since the surface energies and the grain boundary energies at equilibrium form a 
relationship where Bs γψγ =cos2  ( Bγ  is the grain boundary energy density). From 
the above, the continuity of the chemical potential at the free surface and grain 
boundary requires that 
 
SB γκσ 00 =                              (2.45) 










σσ                (2.46) 
 
where the first term is the average of the normal stress along the grain boundary, 
while the second term represents the in-plane component of the surface tension. 
 
The residual film stress at the equilibrium state can then be calculated by inserting 
(2.45) into (2.46) giving 
 
( )ψκγσ sin0 += hh
S
FQ                 (2.47) 
 
Since this is the stress at which equilibrium is achieved, no chemical potential 
gradient exists, and diffusional creep stops. This is called zero-creep stress.  
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In order to calculate the variation of effective stress as a function of time, we need 
to determine the first term in equation (2.46). This can be done by looking into 
equation (2.15). To be consistent with the notation of Huang et. al. [69], equation 









d BBB σδσ Ω=                                                                                           (2.48) 
 
This is a standard diffusion equation in terms of the grain boundary stress. In order to 









σ  (no atomic flux at the root of the grain boundary) and 
SB hy γκσ 0)( == (continuity equation assuming infinitely fast surface diffusion are 
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where kTDMD BBB /δΩ=  and ]2/)12[( hnkn π+= . If it is assumed that initially the 
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t sB −==                                                                                      (2.50) 
 
Inserting this initial grain boundary stress to equation (2.49) gives the solution for An 













)1(                   (2.51) 
 
Substituting equation (2.49) into equation (2.46) leads to the effective film stress as a 


















σσσσ                                  (2.52) 
 
This equation describes the stress relaxation under isothermal conditions, showing 
that stresses decrease quickly at first, but then a decrease in the stress relaxation rate 
is observed (Fig. 2.16 (a)). 
 




                        
(b) 
Fig. 2.16:   (a) Stress relaxation for an unpassivated film and (b) for a passivated film 
predicted by Huang et. al. [69]. 
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the grain boundary and the interface between the film and the passivation layer. 
Another assumption made is that the Cu/cap layer interface is flat, and that the mass 
transport induces a locally nonzero stress at the grain boundaries ( )(tIσ ), similar to 
the normal stress at the grain boundaries. When diffusion at the Cu/cap layer interface 
occurs, the matter transported due to the divergence of atomic flux can be 
accommodated by the interface by either deformation of the grains, or a rigid body 
motion of the passivation layer. The model assumes elastic grains and a rigid 
passivation layer, and the local normal stress associated with the elastic deformation 

















IIσ                (2.53) 
 
where )(t∆  is the displacement of the passivation layer perpendicular to the interface, 
assumed to be uniform for a rigid layer passivation. For )(tIσ , the total normal stress 







I xσ                                                 (2.54) 
 
Since the chemical potential at the interface can be derived in a way similar to that for 
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the grain boundary (equation (2.43)), we can write 
 
Ω−= )(0 xII σµµ                            (2.55) 
 






µδ                  (2.56) 
 





















IIII σδσ               (2.57) 
 
In order to derive ),( txIσ , the following boundary conditions were assumed, namely 
no flux at x=l/2, and ensuring continuity of flux and chemical potential at the junction 
between the interface and a grain boundary. From the boundary conditions, the 
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σσ               (2.62) 
 
Equations (2.49) and (2.62) each give the stress as a function of time for the case of 
an unpassivated, and passivated film respectively. The change in stress as a function 
of time for the models discussed in [69] is shown in Fig. 2.16 (a) and (b). In Fig. 2.16 
(b), the ratio of the interface to grain boundary diffusion ratio is shown. The results 
show that the diffusivity for the passivated case is very sensitive to the diffusivity of 
the interface diffusion. Since it is generally understood that the diffusion at the grain 
boundary is faster than the interface diffusion, the interface diffusion is expected to 
have a large impact on the stress relaxation behavior. Fig. 2.17 (a) and (b) shows the 
calculated diffusivity at the grain boundary and the interface from this work. 
 
In addition to the above SIV models [29, 30], several experimental results 
describing SIV in detail have also been presented [20,27,59,64-67].  Some of the  
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Fig. 2.17:   Calculated diffusion coefficients for (a) grain boundary and (b) interface 
[46] 
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experiments have tried to correlate void formation sites with crystal orientation/local 
stresses. For Al, in most cases, void growth occurred by the exposure of low energy 
{111} type surfaces [59]. In addition, voids had a tendency to open up on grain 
orientations with high energy, such as {233} or {122} grains. Thus, in the case of Al, 
voids occur on grains with high surface energies, by exposing lower surface {111} 
planes (Fig. 2.18). As the voids continue to grow, the voids form a characteristic angle, 
which at equilibrium is given by  (2.7) [27]. 
 
)2/cos(2 θsg EE =                                                                                               (2.62)                              
 
In addition, reports were presented on the nucleation and local texture behavior of 
Cu interconnects [65-67], which showed {111} textures to have better resistance to 
SIV, similar to EM. Furthermore, Nucci et. al. [66] reported that when voids did form 
at {111} grains, these grains were typically a few degrees from the {111} zone axis, 
in contrast to strong {111} textured grains where voiding did not seem to occur. A 
look at the misorientation angle (>10o) also elucidated the role of grain boundaries, 
where higher misorientation angles led to higher fraction of voids. According to [65], 
this was due to the fact that higher misorientation angles leads to higher grain 
boundary energy, and as a result, the critical free energy change for void formation 





Fig. 2.18:   Void opening a low surface energy {111} in an Al line [59].  
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2.4 GRAIN ORIENTATION IN CU INTERCONNECTS 
 
     Cu thin films can be deposited onto a substrate by different methods, including 
chemical vapor deposition (CVD), physical vapor deposition (PVD), and 
electroplating. The resulting texture of these Cu thin films depends on the deposition 
process. In particular, PVD produces a strong (111) texture, CVD a random texture 
[71], whereas electroplating results in a (111) texture [72]. As the electroplating 
method is currently used for the fabrication of Cu for interconnects, the texture in 
these thin films has been extensively studied [ 72-76]. 
 
     Cu interconnects are fabricated by the damascene process, which involves first 
depositing an ILD (interlayer dielectric) layer, followed by etching the ILD to form 
trenches. Subsequently, the Cu metal is deposited by electroplating, and planarized by 
Chemical Mechanical Polishing (CMP), before another layer of ILD is deposited on 
top (Fig. 2.19). Because the Cu material is deposited into etched trenches, the texture 
of electroplated Cu interconnects is more complex than for thin films. For wide lines, 
the texture is dominated by grains growing from the bottom of the trench. However, 
as the Cu interconnect linewidth decreases, the texture of the lines is greatly 
















Fig. 2.19:   Damascene fabrication process for depositing Cu [77]. 
metal ILD 
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                                                            (a) 
                                          
(b)  
 
Fig. 2.20:   (a) Cu deposition of wide lines-strong bottom growth (b) Cu deposition of 
narrow lines-strong sidewall growth [56]. 
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     Electron Back Scattered Diffraction (EBSD) analysis of Cu interconnects has 
shown that the texture is typically {111}<110>//RD (Rolling Direction along the 
length of the lines) for linewidths ranging from 1.0 microns to 0.14 microns [75]. 
Similar findings have also been reported for Cu lines less than 2 microns in width 
[73,76]. In addition to the {111}<110>//RD textured grains, Cho et. al. [73] also 
showed that {115} type textures develop in Cu during annealing of the electroplated 
Cu. However, due to the resolution limitations of EBSD, many small grains, 
especially in the 0.14 micron wide lines, were not indexed, limiting significantly the 
overall analysis. Since narrower lines result in stronger sidewall textures, a more 
detailed look should provide further insight into the texture of Cu interconnects. This 
will be discussed later in the dissertation 
 
     The reason for the strong {111}<110>//RD orientation has been suggested by Lee 
et. al. [76] and Cho et. al. 73], who claimed that 1) the strain energy distribution is 
highest at the upper corner of the trench (Fig. 2.21), and 2) due to the high anisotropy 
of the Cu, the grains will try to align along the crystallographic direction which will 
minimize the strain energy. As the lowest elastic modulus for Cu is in the [100] 
direction (Fig. 2.22), the Cu grains will try to align the [100] direction along the upper 
corner of the trench with the maximum stress direction (MSD). However on the (111) 
plane, there are no <100> directions available. As a result, the textured (111) Cu 
grains will align along the [112] direction, which is the closest available low-indexed 
direction to the [100] direction (35.3o apart) (Fig. 2.23).  
` 68
                  
 
Fig. 2.21:   From left to right, (a) cross sectional structure of a damascene trench    (b) 
strain energy distribution and (c) maximum principal stress distribution in 
Cu deposited in and over damascene trench with a=100 nm and b=200nm 
[76]. 
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Fig. 2.23:   Relationship among [111], ],211[],101[  and [001] direction. Maximum 
stress direction (MSD) and ],001[],111[ and ]211[  direction are on 
sample plane [75]. 
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CHAPTER 3:  EXPERIMENTAL PROCEDURE 
 
3.1 SAMPLE FABRICATION 
 
The Cu interconnect samples were provided by Freescale Semiconductors. 
The as-received test structure consisted of electroplated damascene Cu lines 
integrated with interlayer dielectrics (ILD), Ta diffusion barrier (DB), and SiNx 
passivation on a Si substrate (Fig. 3.1a).  The Ta DB was physically deposited, while 
the SiNx was deposited using chemical vapor deposition. The electroplated Cu lines 
were annealed at 250oC for 30 minutes to promote grain growth. The Cu lines used in 
this work were 1.8 microns and 180 nm wide with a thickness of 300 nm. The aspect 
ratio (thickness/width ratio) was 1.67 and 0.17 respectively, while the pitch was 1.98 
microns and 0.36 microns respectively. The ILD material was F-doped SiO2 (F-
TEOS). The Ta diffusion barrier was 10-20 nm thick, and the SiNx passivation was 50 






















3.2 TEM SAMPLE PREPARATION 
 
3.2.1 TEM sample preparation for planar view 
Planar samples were prepared by a conventional TEM sample preparation method. 
The sample preparation consisted of disc cutting, mechanical polishing, dimpling and 
ion milling. A Fischione 150 Ultrasonic Disk Cutter was used to cut a 3 mm disc 
from the wafer (Fig. 3.2a), which was then mechanically polished using a diamond 
lapping film with grit sizes in order of 30, 15, 6, 3, 1, and 0.5 microns to a thickness 
of ~100 microns (Fig. 3.2b). The sample thickness during lapping was accurately 
controlled by using a Tripod PolisherTM. The polished sample was dimpled to a 
thickness of ~4 microns (Fig. 3.2c) using a Fishione 150 Dimpling Grinder. The 
sample was then ion milled to electron transparent thickness with a Fishione 1010 Ion 
Miller (Fig. 3.2d) using conditions of 5.0 KeV/5.0 mA using a beam angle of 10o. The 
ion miller is equipped with two ion guns, one on each side of the sample. As the Cu 
interconnect lines are at the top of the wafer with an approximate 300 nm of ILD and 
passivation layer, the samples were ion milled mostly from the bottom. The top layer 
was milled for only a few minutes at 3.0 KeV/3.0 mA to ensure that the top 
passivation layer was milled just enough so that the Cu/passivation layer interface 
was kept intact. This is important, as this interface plays a key role in the stress 
relaxation behavior of Cu interconnects. 
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                                                              (a) 
                
                                                              (b)  
     
                                                             (c)  
   
                                                             (d)  
Fig. 3. 2:   a) Disc cutting (3 mm diameter) b) Polishing (thickness <100microns) c) 
Dimple grinding (thickness ~4microns) d) Ion Milling  
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3.2.2 TEM sample preparation for cross section view 
While the TEM sample preparation of planar specimens can be performed using 
conventional techniques, the fabrication of site specific cross-sectional samples are 
best produced with the use of a Focused Ion Beam (FIB) [78-79]. FIBs generally 
employ Ga as the beam source, which is used to sputter material away from the target 
substrate by rastering the Ga ions. This allows the FIB operator to fabricate TEM 
specimens precisely, down to below 100 nm in specimen thickness. Two FIB 
techniques have been widely used to fabricate TEM samples, the Liftout Technique 
and the Trench (H-Bar) Technique [79]. The Liftout Technique involves cutting a 
thin layer of the target material using the FIB, and then subsequently plucking the 
TEM sample onto a thin membrane, using a micromanipulator.  However, using this 
procedure, only small samples (typically 5 microns in width) can be fabricated. This 
in turn, makes in-situ TEM heating experiments above 100oC difficult to perform due 
to a lack of thermal stability of the membrane supporting the sample on the TEM grid. 
 
For this reason, the trench technique was used to prepare TEM cross-sectional 
samples in a FEI Strata 235 Dual Beam FIB equipped with a Field Emission Gun 
(FEG). The FEI Strata 235 Dual Beam FIB is equipped with both an electron gun and 
an ion beam placed at a 52o angle that allows the use of the electron gun to observe 
the milling process while the ion gun is in use (Fig. 3.3). The trench technique 
requires pre-thinning a 2.5 mm wide sample to ~100 microns in thickness. ‘Trenches’  
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Fig. 3. 3:   Schematic diagram of the dual beam FIB. The SEM and FIB guns are at an 
angle of 52O. 
sample 
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were then milled using the Ga ion beam, leaving a thin TEM sample (Fig. 3.4). Final 
cleaning was done with a 30 keV/10 pA beam to minimize beam damage to target 





Fig. 3. 4:   Schematic illustration of the FIB trench technique (a)-(c) and (d) SEM 
image of the prepared TEM sample via the trench technique. 
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3.3 STRESS CHANGES IN CU INTERCONNECTS DUE TO TEM SAMPLE 
PREPARATION 
 
TEM observations of Cu interconnects require thinning a small portion of the 
sample to thicknesses below 100 nm. Such a procedure can affect the original state of 
stresses, especially in Cu interconnects. In order to assess such changes in stress due 
to TEM sample preparation, stress simulations were performed for the Cu 
interconnects lines investigated in this work. TEM sample thickness measurements 
and thickness profiles necessary for the Finite Element Method (FEM) calculations 
were done by the author, while FEM stress calculations were done by Haixia Mei in 
Professor Huang’s research group in the Department of Aerospace Engineering, The 
University of Texas at Austin. 
 
In order to obtain the thickness profile away from the electron transparent area a 
Veeco Profilometer was used. The thickness of the electron transparent area was 
measured using Kossel-Mollenstedt fringes in a Zero Order Laue Zone (ZOLZ) 
CBED pattern [80].  
 
A multilayer model (Fig. 3.5), comprised from bottom up, by a dielectric layer 
(400 nm), a Cu film (300 nm), a SiNx passivation layer (50 nm) and another dielectric 
layer (250 nm), with a total film thickness of 1 micron was considered for the stress 







Fig. 3. 5:   Schematic of the axisymmetric FEM model of the TEM specimen. hf is the 
film thickness (multilayer), hs the substrate thickness, Rs the wafer radius, 
he the electron transparent area thickness and Re the electron transparent 
area radius. 
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center region of the specimens, leaving only Cu in the electron transparent area of the 
sample.  
 
The stresses in the TEM specimens were calculated from an axisymmetric finite 
element model using the commercial package ABAQUS [81]. As illustrated in Fig. 
3.5, the specimen is roller supported along its outer edge and subject to rotational 
symmetry at its central axis. A relatively fine FEM mesh was used for the film, 
especially for the electron transparent area. The material properties used in the FEM 









Table 3.1:  Mechanical properties used for Finite Element Analysis of TEM specimen 
[83]. 
 
 Young’s modulus (GPa) Poisson’s ratio CTE (ppm/K) 
Si 165 0.22 4.2 
Cu 128 0.36 17.0 
TEOS 72 0.20 1.4 
SiLK 2.45 0.35 66.0 
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3.4 IN-SITU TEM HEATING 
 
 In-situ TEM heating experiments were conducted in both a JEOL 200CX and a 
FEI TECNAI TEM, equipped with Gatan heating stages, in particular a single-tilt and 
a double-tilt stage for the JEOL 200CX and the FEI TECNAI TEM, respectively. A 
water recirculator was connected to the heating stage to minimize thermal drift during 
in-situ heating. Initial in-situ TEM heating of the Cu interconnect samples was 
conducted from room temperature to 500 oC at a rate of 10 oC/min. Subsequently, 
three thermal cycles were performed from 300 oC to 500 oC under heating and 
cooling rates of approximately 15 oC/min. In order to minimize the oxidation of the 
exposed Cu interconnects, the in-situ TEM heating was performed immediately 
following the TEM sample preparation, and a plasma cleaner was also used to remove 
any possible oxidation of the Cu post TEM sample preparation. 
 
   Live recording of the in-situ TEM experiments was done using a software called 
Camtasia Live by TECHSMITH. Videos were captured at speeds of 10-15 frames per 
second. 
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3.5 GRAING ORIENTATION ANALYSIS USING ACT 
 
The local grain orientation of Cu interconnect lines was obtained by analysis of 
diffraction patterns (DP) taken in a JEOL 2010F TEM. Obtaining DP using the Select 
Area Diffraction (SAD) aperture can be difficult for very fine grains below a few tens 
of nanometers in size. Even with the smallest select area aperture, the beam is too 
large to obtain a DP from a grain 100 nm or less in diameter. Therefore, in order to 
obtain DP from individual grains, convergent beam diffraction (CBED) or Nano 
Beam Diffraction (NBD) must be used. To ensure that the DP is as focused as 
possible, so that the d-spacing can be accurately calculated for crystal orientation 
indexing, the smallest C2 condenser aperture was used (10 micron in this particular 
work). In this fashion, using the NBD mode, an electron beam probe only a few 
nanometers in diameter was achieved.  
 
For analyzing the crystal orientation of individual grains, Automated 
Crystallography for TEM software (ACT) provided by EDAX was used. First, the 
region of interest along the Cu interconnect line was tilted in the TEM over a wide 
range to identify all the individual grains present in the viewing area (Fig. 3.6). As 
grain boundaries can go out of contrast under different tilting conditions, this 
procedure ensured that all the individual grains were identified. The TEM images 








Fig. 3. 6:    Sample tilting during TEM operation to identify grain boundaries for 
ACT orientation analysis 
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When placing the TEM electron probe over an individual grain, it can be difficult 
to determine if the probe is solely over a particular grain, particularly in the case of 
nano-size grains. To overcome this problem, the composite imaging function in the 
ACT was used. This function allows the user to overlap the probe with the TEM 
bright field image (Fig. 3.7a), so that the probe can be accurately positioned over a 
single grain. This prevents the user from acquiring a DP from multiple grains, which 
would make indexing very difficult. Once the probe is placed over the grain, the DP is 
obtained. The DP is then automatically indexed using the appropriate Cu materials 
file available in the database, and the calibrated camera length. Fine adjustments are 
made using the simulation function to ensure that accurate crystal orientation 
information is obtained. The resulting information includes crystal orientation, 
misorientation angles between adjacent grains, and a pole figure (Fig 3.7b). 
 
In order to distinguish between kinematical and dynamical diffraction spots, and 
to ensure that the indexing is accurate, off-zone axis patterns are tilted to the closest 
zone-axis, and indexed. The simulation function is used again to simulate the tilting 
conditions, allowing the user to match the simulated diffraction pattern with the 
obtained diffraction pattern. Based on these results, the kinematical (forbidden) 
diffraction spots are identified, and omitted from the analysis. 
 
  No efforts were made to measure the ‘fifth angle’ necessary to fully characterize 
the local boundary type, as the intentions of this grain orientation measurements  was  
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Fig. 3. 7 :    (a) The composite function available in the ACT software allows the user 
to overlap the electron probe over the grain of interest and record the DP     




to conduct FEM simulations of the local stresses. Such local boundary type 
characterization was not necessary to perform these stress simulations. In addition, it 
was assumed for simulation purposes that the resulting Cu grains in the TEM sample 
are columnar in nature. 
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3.6 CALCULATION OF LOCAL HYDROSTATIC STRESSES BY FEM 
ANALYSIS  
 
The local hydrostatic stresses present in Cu interconnects due to the 
misorientation of grains (discussed in Chapter 2) were simulated using OOF2, an 
FEM software developed by the National Institute of Standard and Technology 
(NIST). The OOF2 stress simulations were run in a Dell Precision 530 Workstation 
with a SuSE Linux operating system. 
 
Based on the TEM images, the software “Adobe Photoshop” was first used to 
identify and illustrate the copper grains along the Cu interconnect lines (Fig. 3.8), 
Each grain was first designated an arbitrary color. Every pixel in each individual grain 
must be of a uniform color, as the OOF2 program recognizes each pixel group as an 
independent object (in this case, as an independent grain). Subsequently, the crystal 
orientation of each grain, obtained as described in 3.3, and the mechanical properties 
of copper and TEOS (Table 3.2 and 3.3) were used as input data in the OOF2 
program and assigned to each individual grain.  
 
In simulating the hydrostatic stresses, the following assumptions were used: 
1. A biaxial stress model (i.e. 0=zσ ) was considered. Despite the fact that the 
Cu interconnect lines were subjected to 3D quasi-hydrostatic 







Fig. 3. 8: Each grain in Figure 3.5 is colored for OOF2 analysis. Colors do not 
indicate  particular orientation. 
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Table 3. 2 :   Stiffness Coefficient for Cu [82]. 
 
 
 Stiffness Coefficient of Cu (N/m2) 
C11 16.8×1010 
C12 12.1×1010 
C44 7.5× 1010 
 
 
Table 3. 3 :   Mechanical properties of SiO2 [83]. 
 
 
Material Young’s modulus Poisson’s ratio 
SiO2 72 GPa 0.2 
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      and thus used in the simulations. 
 
2. The diffusion barrier was removed from the calculations, as the DB is very 
thin (10~20 nm) and plays a minimal role in affecting the local stresses. 
 
3. The Young’s modulus of SiO2 was used for F-TEOS. 
 
For the FEM analysis, quad meshes were used for the microstructure. A relatively 
coarse mesh was first constructed, and then refined by creating finer meshes where 
needed, especially where fine grains were present. Displacements of the Cu 
interconnect lines due to normal stresses present were used as boundary conditions 
for the stress simulations. The normal stresses used were previously reported for Cu 
interconnect lines with similar dimensions [37]. The resulting hydrostatic stresses will 
be represented using a thermal spectrum, and the same hydrostatic stress legend will 
be used throughout the dissertation. Since the main interest lies in analyzing the 
effects of local hydrostatic stresses on Cu interconnects, and most of the discussion 
will be based on the hydrostatic stress analysis, the term ‘stress’ used in subsequent 
chapters will be that of the hydrostatic stress, unless otherwise noted.  
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3.7 IN-SITU THERMAL CYCLING IN HAADF STEM MODE 
 
In order to monitor possible vacancy diffusion paths during void growth, a FEI 
STEM/TEM equipped with a Gatan heating stage and a High Angle Annular Dark 
Field (HAADF) detector was used. In the STEM (Scanning Transmission Electron 
Microscope) mode, a fine electron probe is focused on the sample and scanned over a 
thin specimen.  The inelastic high-angle diffracted electron signal can be measured by 
the HAADF detector, which is centered on the optic axis and placed below the 
specimen (Fig 3.9).  In this fashion, an image can be obtained, for which the contrast 
depends on the atomic number (atomic weight) and/or the thickness of the sample 
[80,84,85]. For a pure material, as in the case of Cu interconnects, the contrast will be 
only a function of sample thickness. 
 
Thus, in theory, any changes in contrast in the Cu lines, during in-situ STEM 
heating experiments, will provide insight into changes in thickness occurring in Cu, 
and thereby information on vacancy diffusion paths during void growth. The change 







∆ ∆−1                                                                                              (3.1 ) 
 




Fig. 3. 9 :   Optical configuration in the (S)TEM mode [86]. 
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σ ==                                                                                               (3.2) 
 
where oN in the Avogadro’s number, Tσ  the elastic scattering cross section, ρ  the 
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where Z is the atomic number, λ  the mean-free path for elastic scattering, 0a  the 
Bohr radius, E0 the rest mass energy, E the beam energy, β the semi-angle of 








In order to minimize diffraction contrast in the image, a camera length of 43 mm and 
a 70 micron C2 aperture were used.  
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3.8 X-RAY DIFFRACTION 
 
   The overall texture of the 1.8 micron and 180 nm samples were analyzed using a 
Phillips X-ray Diffractometer. The 2-theta angle was varied from 20o to 90o at a scan 
rate of 1o/min with step of 0.05 degrees. The 2-theta range was determined based on 
the first four diffraction peaks present in a Cu sample (Table 3.4). To compare the 1.8 
micron and 180 nm Cu interconnect lines, the samples were sectioned and placed in 







Table 3. 4:   Standard Cu powder XRD data based on JCPDS reference (04-0836). 
 
Plane 2-theta Intensity 
 111 43.29o  100 
200 50.43o  46 
220 74.13 o 20 
311 89.93 o 17 
222 47.57 o 5 
400 58.45 o 3 
133 68.25 o 9 
420 72.35 o 8 
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CHAPTER 4:  EXPERIMENTAL RESULTS 
 
4.1 MICROSTRUCTURE OF CU INTERCONNECTS 
 
4.1.1 Plan view 
TEM planar observations of the 1.8 µm and 180 nm CI lines, prior to in-situ 
heating, showed distinct grain structures. The 1.8 µm lines showed predominantly an 
equiaxed grain structure (Fig. 4.1a) with an approximate grain size of 1 micron. On 
the other hand, the 180 nm lines exhibited a near bamboo grain structure (Fig. 4.1b). 
In some cases, multiple grains were observed across the width of the line (Fig. 4.2a). 
In addition, dislocations (Fig. 4.2b) and annealing twins (Fig. 4.2c) were observed in 
the 180 nm lines. These twins most likely formed during grain growth of the 
electroplated Cu lines upon annealing. Such annealing twins were also observed in 
the 1.8 micron lines. 
 
4.1.2 Cross sectional view 
Cross section TEM images of the FIB prepared samples (Fig. 4.3a) also showed 
distinct grain structures for the 1.8 micron and the 180 nm Cu lines. The 
microstructure of the 1.8 micron Cu interconnects, viewed along the x-direction, 
revealed the existence of columnar grains extending from the bottom to the top of the 
trench (Fig. 4.3b). 
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(a) (b) 
         
(c) 
Fig. 4. 2:   (a) Grains in 180 nm lines that were not completely a bamboo structure (b) 
pre-existing  dislocations (c) annealing twins in 180 nm Cu lines. DP 
indices in white are the parent reflections, while DP indices darker in color 
are from the twins    
dislocations 
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         (a)                                                                                     (b) 
 
      
                        (c)                                                                                  (d) 
 
Fig. 4.3: (a) Coordinate system used for TEM observation of Cu interconnects (b) 
cross section image of 1.8 micron interconnects viewed along the x-
direction (c) cross section image of 180 nm interconnects viewed along 
the x-direction (d) 180 nm interconnects viewed along the y-direction  
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However in the case of 180 nm lines, both cross section images viewed along the x 
and y direction (Fig. 4.3b-c) showed that multiple grains existed along the thickness 
(z-direction) of the trench. This is due to the dominant sidewall texture present in 
narrow Cu lines [73]. 
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4.2 STRESS CHANGES IN CU INTERCONNECTS DUE TO TEM SAMPLE 
PREPARATION  
 
In order to simulate the change of stresses due to the TEM sample preparation 
thinning procedure, the electron transparent area thickness and the thickness profile 
away from the electron transparent area were measured. The electron transparent area 
was determined after obtaining the deviation parameter si from a two-beam condition 









                                                                                           (4.1) 
 
where is  is the deviation for the ‘i’th fringe, kn  an integer, gξ  the extinction distance, 
and t  the sample thickness. On the basis of equation (4.1), the thickness at the 
electron transparent area was found to be approximately 50 nm.  
 
The thickness profile measurements, taken away from the electron transparent 
area, by a Veeco Profilometer, revealed a nearly linear increase in thickness from the 
electron transparent area at the specimen’s center, to a distance 150 µm from the edge 
of the sample. According to these measurements, Rg was found to be 150 µm (Fig. 
3.5). The substrate thickness hs was assumed to be 80 µm, based on the approximate 
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thickness of the sample after polishing. 
 
Fig. 4.4 compares the relative change in the average stress between the single-
layer model (for a homogeneous Cu film) and the multilayer model, which includes 
the SiO2 and SiLK dielectric layers. The thickness of the electron transparent area is 
assumed to be  he = 50 nm, while the radius Re is varied from 5 µm to 20 µm. 
Apparently, the relative change in stress for the multilayer model is reduced, mainly 
due to the relatively low stiffness in the thick part of the multilayer film containing 
the dielectric material. It is noted that, while Cu and SiLK have larger coefficients of 
thermal expansion (CTEs) than Si, TEOS and SiNx have smaller CTEs. Consequently, 
the reference stresses in TEOS and SiNx have the opposite sign of the stresses in Cu 
and SiLK. This leads to a different trend for the multilayer model with TEOS 
compared to the other two curves (Fig. 4.4). Also interestingly, although the stiffness 
of SiLK is much lower than TEOS, the relative change in stress is comparable to that 
with TEOS. This is again attributed to the opposite stress sign in TEOS, which partly 
compensates the stress redistribution in the Cu film. Therefore, the stress state in the 
multilayer thin films is complicated, depending on the relative stiffness of each layer 






Fig. 4. 4:   Comparison of the average radial stresses in multilayer and single-layer 
models [83]. 
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4.3 IN-SITU TEM HEATING 
 
4.3.1 Effect of interconnect linewidth on stress relaxation mechanisms under 
thermal stress 
In-situ TEM heating experiments on 1.8 micron lines resulted in the nucleation of 
dislocations at Cu grain boundaries and consequent motion away from the grain 
boundaries during the first thermal cycle at around 340oC (Fig. 4.5a). During 
subsequent thermal cycles, dislocation motion was not observed, most likely due to 
the fact that stress relaxation has occurred during the 1st cycle. Additional TEM 
observations showed that existing dislocations at the Cu/DB interface tried to initiate 
glide (jerky motion), but were pinned due to the good adhesion characteristics 
between Cu and the Ta DB (Fig. 4.5b).  
 
In the case of 180 nm lines, dislocation nucleation and motion was not observed 
during in-situ heating. On the other hand, during the 1st thermal cycle, voids formed 
at  triple junctions where the Ta DB interface meets a Cu grain boundary (Fig. 4.6a-b). 
Void formation in 180 nm lines always occurred at these triple junctions with the 
exception of one void (among more than a 100 observed), which formed in the 






Fig. 4. 5:  in-situ TEM heating results from 1.8 micron interconnects (a) White 
arrows indicate dislocations nucleating at grain boundaries in                 
1.8 micron lines during the 1st thermal cycle. (b) Dislocation pinned at the                   
Cu/DB interface during  the 1st thermal cycle.  
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(a) 
 
    
                                                               (b) 





Fig. 4. 7:   Void formed in the middle of the line at the Cu grain boundary. This case 
was the only exception among  more than 100 voids observed, where the 
void nucleated away from the triple junction. 
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From these in-situ heating TEM observations, it is clear that 1.8 micron lines relax 
stress through dislocation nucleation (plastic deformation), while 180 nm lines relax 
the stress through void formation. 
 
4.3.2 Void growth in 180 nm Cu interconnects 
Upon void nucleation, voids were observed to grow in-situ in the TEM under the 
influence of thermal stress. In some cases, voids propagated completely across the 
width to a point of complete failure (Fig. 4.8). Figure 4.9 shows a sequence of images 
captured by in-situ TEM, where the void growth characteristics were observed. Fig. 
4.9a shows the void immediately after nucleation. Like all voids observed, the void 
shown in Fig. 4.9a nucleated at a triple junction where the Ta DB meets a Cu grain 
boundary. As the void propagated, grain A was partially consumed, whereas grain B, 
seemed to act as a barrier during void growth (Fig. 4.9b). This behavior becomes 
more evident after some time has elapsed (Fig. 4.9c). In addition, the void assumed an 
angle of 140o along most of the void length (Fig. 4.9 c-e) until total failure occurred 
(Fig. 4.9e). Similar TEM observations of different voids during growth revealed 
consistently the formation of a 140o angle (Fig. 4.10a-b).  This characteristic void 
angle, associated with equilibrium conditions, will be discussed in detail in Chapter 5. 
In all cases (both 1.8 micron and 180 nm Cu interconnects), no significant Cu 
oxidation was detected (by DP), and thus it is very unlikely that Cu oxide (if any) 








Fig. 4.  8:   Void growth to a point of complete failure. 
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(a)                                      (b) 
 
Fig. 4. 10: Void angle formed in two different voids. Void (b) is the void shown in  
                  Fig. 4.9. 
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4.4 GRAIN ORIENTATION IN 180 NM CU INTERCONNECTS  
 
In order to determine the overall texture of Cu interconnect lines, XRD analysis of 
both the 1.8 micron and 180 nm Cu interconnect lines was conducted (Fig. 4.11). 
XRD peaks for the {111} and {200} were observed for both Cu interconnect 
linewidths. When compared with the {111}/{200} intensity ratio (I111/I200 = 2.2) 
obtained for random Cu, both the 1.8 micron and 180 nm Cu interconnect lines 
exhibit a strong {111} texture (I111/I200 = 51.2 for 180 nm lines and I111/I200 = 9.09 for 
1.8 micron lines), as shown in Fig. 4.11. In the case of the 180 nm lines, a small 
{220} peak can also be observed. 
 
Despite the strong texture determined by XRD, the local crystal orientation 
information obtained from ACT provides a different perspective, in particular a 
distinct texture between the top and the bottom of the lines. The grain orientation 
associated with the top layer is shown by the inverse pole figure depicted in Fig. 4.12. 
The results based on 85 grains from 9 different lines, covering an area of 
approximately 9 microns x 180 nm of area show that although some {111} grains do 
exist, a significantly more random grain structure is present than the previous XRD 
results suggest, including {220} and {115} annealing twins. These results are 
important because the top Cu grain layer and the SiNx passivation layer interface 































Fig. 4. 12: Inverse pole figure based on 85 grains measured at the top layer of 180nm 
Cu lines 
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 On the other hand, when the top of the 180 nm line was milled for longer times to 
reveal the bottom section, ACT results show that a strong {111} texture exists (Fig. 
4.13a). Indeed, for the 15 grains indexed, with the exception of a single grain oriented 
along the {115}, all grains exhibited a {111} orientation. Due to the importance of the 
top layer for void formation, the crystal orientation of the bottom layer was not 
studied further.  A closer look at the {111} grains, both at the top and bottom layers, 
show that all grains exhibit nearly an identical orientation of the type 
{111}<220>//RD (Fig. 4.13b). 
 
In summary, the crystal orientation of Cu interconnects using ACT shows that the 
local orientation at the top of the Cu interconnects is significantly different from the 
{111} texture suggested by XRD. The ACT software also proved to be effective in 






                                                        
 (b) 
 
Fig. 4. 12:   (a) Pole figure of 15 grains from the bottom layer of the 180 nm Cu 
interconnect (b) Pole figure of all {111} type grains indexed in this study 
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         {111}<3 2 5>//TD 
 
          {7 8 0}<8 7 10>//TD 
 
        {13 14 16}<4 2 5>//TD 
 
Fig. 4. 14:   Crystal orientation of nanoscale grains indexed using ACT. 
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4.5 CALCULATION OF LOCAL HYDROSTATIC STRESSES BY FEM 
ANALYSIS  
 
The local hydrostatic stress along the Cu interconnect lines was simulated 
according to the experimental procedure used for the OOF2 software outlined in 
Chapter 3. The crystal orientation obtained from ACT (section 4.4) was used as input 
data in the OOF2 software, which takes into account the strong anisotropy of Cu, 
namely a variation in the elastic modulus from 67 GPa along the [001] direction to 
190 GPa along the [111] direction (Fig 2.22) 
 
Since the ultimate purpose of the OOF2 stress simulations is to correlate the local 
stress (‘stress’ refers to hydrostatic stress unless otherwise noted) along the Cu 
interconnects lines with void formation, the boundary conditions should be selected 
for the temperature at which voids were observed to form. As void formation 
occurred in the range 220-250 oC, an average temperature of 230 oC was used for the 
calculations. The normal stresses at this temperature, namely xσ =262 MPa and 
yσ =191 MPa, were obtained from Ho et. al. [30] and used as boundary conditions. 
 
Assuming a 2D model and the aforementioned boundary conditions, the stress 
analysis performed by OOF2 in the 180 nm lines revealed a range of quasi-
hydrostatic stresses from 270 MPa to 420 MPa (Fig. 4.15). The stress legend shown 
in Fig. 4.15(a) will apply to all stress contour maps shown hereinafter in this thesis. In  
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Fig. 4. 15 : (a) Range of stresses calculated. (b)-(c) Stress distribution in 180 nm Cu 




particular, high local hydrostatic stresses are frequently observed at triple junctions, 
where a Cu grain boundary meets the DB interface. A closer look at the calculated 
normal stresses show that zσ  is quite significant even in the absence of zσ  in the 
boundary conditions. In addition, for the regions along the 180 nm lines where a 
sequence of annealing twins is present, the simulations show that the local stresses 
fluctuate drastically at the various triple junctions depending on the angle of the twin 
boundary with respect to the x-y coordinates (Fig. 4.16).  
 
In order to observe the effect of local stresses on void formation, in-situ TEM 
heating experiments were performed on 180 nm lines previously analyzed by ACT to 
determine the local grain orientation. Subsequently, the local stresses were simulated 
to correlate the sites where void formation occurred with the calculated stresses. 
Figures 4.17-4.22 show the results of three different in-situ heating TEM experiments. 
 
The results of the first experiment are shown in Fig. 4.17. The various colors were 
used to identify individual grains, and do not indicate any particular orientation. Of 
the nine available triple junctions present in the Cu interconnect line, void formation 
occurred at the triple junction between grains a and b (Fig. 4.17a). Grain ‘a’ has an 
orientation of TD//783}1511{ ><  while grain ‘b’ has a crystal orientation 
of TD//81213}320{ >< . The grains are 7.13o and 5.18o away from {012}, 
respectively. As shown in Fig. 4.17b-c, the junction between grains a and b area is 






Fig. 4. 16 : (a) TEM image of annealing twins  (b) Schematic diagram showing the 
location of twin boundaries (c) Stress distribution within the region 







                         (a)                                                (b)                                 (c) 
Fig. 4. 17:   (a)  TEM image of void forming between grain a and b (b) Stress contour 
map of interconnect line  (c)   Schematic diagram of the 180 nm Cu 
interconnect. The void formed with the white circle at a triple junction. 
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distribution in the Cu interconnect line shown in Fig. 4.17, along the left edge of the 
Cu line, shows that the highest stress exists at the site where void formation occurred  
 (Fig. 4.18). The stress values at the very bottom and top of the Cu interconnect line 
should be disregarded, as these values are artifacts caused by the truncation of 
material. 
 
A second experiment is show in Fig. 4.19.  In this case, the site where void 
formation occurred first at the triple junction where grains ‘a’ and b meet. Grain a has 
an orientation of TD//]213)[272426( , while grain ‘b’ has an orientation 
TD//]19414)[8176( . These grains are 2.78o away from )111(  and 6.50o from )121( , 
respectively. Interestingly, the void formation site did not coincide with a point of 
high local stress according to the 2D simulations (Fig. 4.20). 
 
Finally, the results from the third experiment are shown in Fig. 4.21. Void 
formation occurred at the triple junction between grains ‘a’ and ‘b’, which show an 
orientation of TD//]1210)[2265(  and TD//]34510)[5415( , respectively. These 
orientations are 11.7o away from {010} and 3.35o away from )113( respectively. In 
this case, the location where void formation occurred did not exhibit the highest local 
stress along the edge of the Cu interconnect line, but a very high stress gradient can 
be observed (Fig. 4.22). 
 
To evaluate the influence of void formation in the distribution of thermal stresses, 
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Fig. 4.18:   Local stress distribution along the left edge of the 180 nm Cu interconnect 
shown in Fig. 4.17 
 
 



























Fig. 4. 19:  (a)  Stress contour map (b) Schematic diagram of the 180 nm Cu 
interconnect. (Void formed in the area surrounded by the black circle, at 








Fig. 4. 20:   Stress distribution along the two Cu interconnect edges. Each graph is 
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Fig. 4.21:   (a) TEM image of void  (Void formed within black circle in b) (b) Stress 
contour map (c) Schematic diagram of the 180 nm Cu line 
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Fig. 4.22:   Stress distribution along both edges of Cu line.  Each graph is from the 
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additional simulations were done on the Cu interconnect line shown in Fig. 4.17, after  
void  formation had occurred. This is shown in Fig. 4.23. Overall, the stresses remain 
the  same along the line, except in the region where the void was formed. In this area, 
high local stresses were observed at each void corner, while lower stresses were 
observed at the void sides. The local stresses at the corners (500 MPa-700 MPa) were 
much higher than the maximum stress of 430MPa observed in several Cu lines prior 
to void formation. Fig. 4.24 and Fig. 4.25 show that the high local stresses drop 
exponentially away from the void corners. 
 
In addition to the hydrostatic stresses, the deviatoric stresses were also calculated 
from the simulated normal stresses given by the OOF2 program. The deviatoric 
stresses can be calculated by subtracting the hydrostatic stress from the normal stress. 
Based on the 2D stress simulation results obtained in this chapter, the deviatoric 
stresses were on the order of only a few MPa (5MPa at most). The significance of the 




                     (a)                                         (b)                                         (c) 
 
Fig. 4. 23:   Local stress distribution (a) before and (b) after void formation (c) 
enlarged image of void in b) 
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Fig. 4. 25:   Local stress distribution at the tip of the void (in white box) in 180nm Cu 
interconnects 
















4.6 IN-SITU STEM HEATING 
 
The effects of thickness contrast in HAADF STEM mode can be seen in Fig. 4.26 
The right side of the TEM sample is near the vacuum. Since the sample is a plan view 
sample prepared by ion milling, the edge is wedge shaped. Thus there is an increase 
in thickness from right to left. A corresponding increase in brightness from right to 
left is also observed. This change in brightness is due to an increase in thickness. The 
following quantitative thickness measurements were made.  
 
In order to solve equations (3.1-3.3.), the values listed in Table 4.1 were used. 













==θ                                                          (4.2)  
 
which was used to determine the elastic scattering cross-section, 221048.3)( −×=βσ . 



























Fig. 4. 264: HAADF STEM image of planar 180 nm Cu interconnects TEM sample. 
The right side in the image is near vacuum, therefore thinner, while an 
increase in thickness occurs towards the right side of the image. As a result, 
an increase in intensity can be seen for an increasing thickness. 
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E 0 511keV 
β 10mrad 
N0 2310022.6 × /mol 
ρ  -3m kg 8920  
A g/mol 63.546  
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 This series of calculations allowed us to determine variations in contrast with 
changes in thickness during in-STEM heating experiments of void growth. Fig. 4.27 
shows a HAADF STEM image of a full void, captured from a video sequence. 
Adjacent to the bottom region of the void, an area of bright contrast can be seen, 
while further down the intensity is considerably lower. Using the Gatan Digital 
Micrograph software, brightness values were obtained for the two regions (labeled A 
and B in Fig. 4.27) (grayscale TIFF image), for which a difference of approximately 









42                                                                                        (4.3) 
 
which corresponds to a change in thickness of nmt 7.23=∆ . Since the initial 
thickness of the sample was assumed to be about 50 nm, this means that upon 
formation of a complete void, the thickness of the adjacent line has increased by 
nearly 50%. This indicates that a considerable pileup of Cu material has occurred on 
the Cu surface near the Cu void. 
 
A different experiment was performed, where void nucleation and growth was 
observed in real time (over a period of 4 minutes and 40 seconds) in HAADF STEM 
mode (Fig. 4.28). Although the images are not very clear due to the fact that they  
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Fig. 4. 275:  Figure shows a captured STEM image post void formation. The areas 






















were captured from a live video, no clear change in brightness could be identified. Fig. 
4.29 shows the BF image of the same void, post void formation. 
 
Another HAADF STEM image, this time with a higher resolution, from a void 
that formed in the middle of the line (corresponding BF TEM image is shown in Fig. 
4.7), shows regions near the void with a significant dark contrast, which indicates a 
depletion of material. Using the Gatan Digital Micrograph software, brightness values 
were obtained for the two regions (labeled ‘A’-bright and ‘B’-dark in Fig. 4.30) 
(grayscale TIFF image), for which a difference of approximately 31 (84 for bright, 53 
for dark) was measured. Calculations of the change in thickness at the dark area 










which corresponds to a change in thickness of nmt 5.12−=∆ . On the other hand, no 
noticeable increase in intensity  (indicating any pileup of the material) was noted. 
These results need to be interpreted carefully, as grains can originally exhibit slight 
differences in contrast due to non-uniform ion milling during sample preparation 








   (a) 
   (b) 
Fig. 4. 306:   (a) HAADF STEM image of void in Fig. 4.7. (b) enlarged image of box 
in (a). Notice regions near the void (arrow) are darker in color indicating 





CHAPTER 5: DISCUSSION 
 
5.1 INFLUENCE OF CU INTERCONNECT LINEWIDTH ON STRESS 
RELAXATION BEHAVIOR  
 
As discussed in Chapter 2, the state of stresses in Cu interconnects changes with 
dimensions of the metal layer. In particular, Cu thin films exhibit an isotropic biaxial 
state of stresses, whereas Cu passivated lines exhibit a triaxial state of stresses. As a 
result, the stress-temperature behavior for Cu thin films and passivated narrow lines is 
very different (Fig. 2.1 and Fig. 2.3). In the case of Cu thin films, the non-linear 
variation of stress as a function of temperature implies the existence of plastic 
deformation. On the other hand, narrow passivated lines exhibit a linear elastic 
response when subjected to a thermal treatment. Fig. 2.3 also shows that the triaxial 
stress state of passivated lines changes with line dimensions, namely zσ  increases as 
the line width/thickness ratio increases (lines get narrower for a given thickness).  
 
This transition from plastic to elastic behavior was confirmed by in-situ TEM 
observations of 1.8 micron and 180 nm Cu interconnect lines, where nucleation of 
dislocations and void formation, respectively, were observed.  In the case of the 1.8 
micron lines, nucleation of dislocations at Cu grain boundaries was observed at 340oC 
during the 1st thermal cycle. Subsequent thermal cycles did not reveal additional 
` 145
dislocation motion. In addition, the role of the Cu/Ta DB interface on the stress 
relaxation mechanisms in 1.8 micron lines was better understood after in-situ TEM 
heating experiments. As shown in Fig. 4.5 the Cu/DB interface acts as a strong 
pinning barrier to dislocation motion. On the other hand, no voids were observed in 
the 1.8 micron lines. This does not mean necessarily that voids will never form in 
these structures, but likely much longer annealing times are required, as the in-situ 
TEM heating experiments carried out in this work were mostly done in under an hour. 
In fact, voids have been observed in Cu films under isotropic biaxial stresses [24].  
 
In general, the nucleation and motion of dislocations in 1.8 micron lines during 
the 1st thermal cycle shows that Cu interconnects with wide linewidths are more likely, 
at least initially, to relax the stress through dislocation dynamics rather than void 
formation. This stress relaxation behavior of 1.8 micron lines is probably due to 1) the 
biaxial stress state of wide Cu lines, where shear stresses are predominant. This is a 
consequence of the fact that the thickness/width ratio for the 1.8 micron lines is 0.16, 
for which zσ  is very low (Fig. 2.3). 2) The local thermal activation of dislocations, 
which is diffusion related, and 3) the presence of high-angle boundaries, which are 
common in equiaxed grain structures and prone to the nucleation of dislocations. 
 
For the 180 nm lines, despite the prior presence of dislocations, no dislocation 
nucleation and motion was observed during in-situ heating. This is due to the 
predominance of quasi-hydrostatic stresses (negligible shear stresses) in the lines, and 
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the existence of a bamboo grain structure, with typical low energy grain boundaries, 
such as twin boundaries. The absence of any dislocation dynamics can be further 
understood by looking at the deviatoric stresses calculated based on OOF2 
simulations.  As was presented in Chapter 4.5, the deviatoric stresses were on the 
order of only a few MPa. This indicates that any dislocation motions is unlikely. Thus 
as the state of stresses is mainly hydrostatic, the stress is relaxed through the 
nucleation of voids by stress-assisted diffusion, rather through a dislocation 
mechanism. However, similar to the 1.8 micron lines, dislocations pinned at the 
Cu/DB interface showed jerky motion under the influence of temperature. This again 
shows the important role of this interface as a dislocation pinning barrier, unlike the 
Cu/SiNx interface, which typically acts as a dislocation sink [50]. 
 
In this work, voids were observed to form between 220-250oC during the first 
cycle. This range of temperatures seems to be higher than what was previously 
reported for void formation in Al (around 170oC) [27] and slightly higher than what 
Ogawa et. al. [25] predicted for maximum voiding rate at 190oC. It is important to 
bear in mind that these 180 nm lines, before being subjected to in-situ heating, are 
initially in a state of high tensile stresses [37] due to the fabrication process. Thus, as 
the temperature is increased, the stresses relax but diffusion is enhanced. The range of 
temperatures between 220 and 250 oC seems to be a compromise between sufficiently 
high hydrostatic stresses and significant diffusion, which allows voids to nucleate. 
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In all cases observed (more than 100), with one exception, voids nucleated at 
triple point junctions, where a Cu grain boundary terminates at the Ta diffusion 
barrier (Fig. 4.6). Void propagation was also monitored by in-situ TEM, as shown by 
the sequence of images taken over a 12 minute period (Fig. 4.9). In this case, the 
propagation of the void continued up to the point of failure. Clearly, grain A was 
consumed, whereas grain B seemed to act as a barrier during void growth. As the void 
propagated, it assumed a specific angle along most of the void length until total 
failure occurs. Most likely, this is due to the presence of low surface energy planes, 
which open up during void nucleation. These low energy planes exhibit high surface 
diffusion rates and thus, facilitated the propagation of the void. However, void 
propagation characteristics may not be determined by energetics alone. It is likely to 
be a balance between minimization of the surface energy and stress-assisted diffusion 
through the Cu/SiNx interface and the Cu free surface.  
 
These in-situ TEM experiments clearly show a definitive difference in the mode 
by which the stress relaxation operates in Cu interconnect lines with distinct 
thickness-to-width ratios. The results indicate that for smaller linewidths, the elastic 
response due to the quasi-hydrostatic state (negligible shear stress) leads to void 
formation through stress-assisted diffusion, rather than through dislocation nucleation 
and glide. The knowledge acquired in this work will become increasingly important 
to the future of microelectronics in which devices with dimensions below 100 nm will 
be commonplace.  
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5.2 FACTORS AFFECTING VOID FORMATION 
 
According to the experimental results obtained (section 4.3), more that 100 voids 
were observed to nucleate preferentially at triple junctions where a Cu grain boundary 
meets the Ta DB. Only in one case, a void was observed to form in the middle of the 
Cu lines. A more detailed observation of void nucleation was carried out in three 
separate experiments, where a total of 47 triple junctions were present. In two of these 
experiments, the voids were observed to form in regions of high local stresses and 
high stress gradients (Fig. 4.19, Fig. 4.23). On the other hand, in the remaining 
experiment, the void formed in a region where the local stresses and the stress 
gradients were low (Fig. 4.21). 
In this context, there are two questions that must be addressed: 1) Why do voids 
nucleate preferentially at triple junctions where a Cu grain boundary meets the Ta 
DB? and 2) Among the possible triple junctions nucleation sites, why do voids 
nucleate in specific locations? 
In order to answer these questions and understand void formation in Cu 
interconnects, we should consider the following possible effects, namely 1) the 
energetics of the interfaces present, 2) grain orientation/local stresses, 3) stress 




5.2.1 Role of interfaces 
Let us start by looking into the role played by the various interfaces on the 
formation of voids. The energetics and nucleation rate of void formation was 
considered by Gleixner and Nix for the case of Al [21], who concluded that vacancy 
condensation was not expected in Al interconnect lines. Instead, these authors 
claimed that void formation occurred due to the presence of defects at the Al/Al2O3 
interface. These authors also suggested that although the density of defects is uniform 
along the Al/Al2O3 interfaces, voids nucleate at triple junctions due to fast grain 
boundary diffusion paths available for vacancy diffusion (as opposed to bulk 
diffusion).  
 
In this thesis work, voids are also observed to nucleate at triple junctions, 
particularly where a Cu grain boundary meets the Ta diffusion barrier (Fig. 5.1(a)). 
For Cu, the aforementioned argument of voids forming due to the presence of defects 
is less convincing because Cu and Ta are known to form a DB interface with very 
strong adhesion. Therefore, in order to explain the preferential void formation at triple 
junctions, the energy of the various interfaces present will be examined next. 
 
For the calculations, three different possible void formation sites are considered 
(Fig. 5.1): (a) triple junction (model I), (b) Cu/DB interface (model II), and (c) Cu 
grain boundary (model III). In general, the change in Helmholtz free energy due to 
void formation can be expressed as 
` 150




   
(c) 
Fig. 5.1:  (a) Quarter sphere void nucleates at Cu/DB triple junction (model I)  (b) 
Quarter sphere void nucleates at Cu/DB interface away from the triple 
junction (model II)  (c) Half sphere void nucleates at Cu grain boundary 
away from the Cu/DB interface (model III). 
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erfaceerfacefreefreeel AAVFF intint∑∑ −+∆=∆ γγ                                                         (5.1) 
 
where elF∆  is the change in free energy per unit volume, V the volume of the void, 
freefree A∑γ  the total increase in free energy ( freeγ ) due to the creation of new 
surfaces with area freeA , and erfaceerface Aintint∑γ  the reduction in interfacial free energy 
( erfaceintγ ) due to the destruction of interfacial area ( erfaceAint ). 
 
Starting with model I, where the nucleation of voids occurs at triple junctions 
located at the Cu/Ta diffusion barrier (Fig. 5.1 (a)), we assume the void to be a quarter 
sphere of radius r (Fig. 5.2).  In addition, as the TEM Cu interconnect samples 
observed in this work are passivated at the top surface and unpassivated at the bottom 
surface we need to consider these two possible locations. Assuming first the case 
where the SiNx passivation layer is present, the following new surfaces will be 
created upon nucleation of a void: Cu free surface with an area ACu-free= 24
4
1 rπ× , 
SiNx free surface with an area ASiNx-free = 2
2
1 rπ× and Ta free surface with an area ATa-
free = 22
1 rπ× . On the other hand, the following interfaces will be eliminated: Cu grain 
boundary with an area Agb= 2
4
1 rπ× , Cu/Ta interface with an area ACu-Ta = 2
2
1 rπ×  and  
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Fig. 5. 2: Quarter sphere void with radius r nucleating at the Cu/Ta diffusion barrier 
interface-Cu grain boundary triple junction.  
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 Cu/SiNx interface with an area ACu-SiNx = 2
2





1 rπ× , equation (5.1) can be expanded to give 
 

















1                                                          (5.2) 
 
where freeSiNx−γ  is the SiNx free surface energy, freeTa−γ  the Ta free surface energy,  gbγ  
the Cu grain boundary energy,  SiNxCu−γ  the Cu/SiNx interfacial energy, and  TaCu−γ  the 
Cu/Ta interfacial energy. 
 
According to equation (5.2), the free energy function increases with radius r up to 
a critical radius where it reaches a maximum value, followed by a monotonic 
decrease with increasing r. The void critical radius, r* which represents the void size 
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 −−−+ −− TaCuSiNxCugbr γγγπ                                                     (5.3) 
                                                                                                                       































*     (5.4) 
 
Iγ∑  denotes the summation of all the surface/interface energy terms for model I. 
Assuming the coalescence of vacancies in a material under stress, then σ−=∆ elF . As 
from the OOF2 simulations, the range of local hydrostatic stresses found in 180 nm 
Cu interconnects varied from around 300 MPa to slightly over 400 MPa (see section 
4.5), we use the highest stress of 400 MPa to calculate r*, as this minimizes the 
critical radius. To account for the surface energy terms we use the values available in 
the open literature (Table 5.1). As the surface energy values reported/calculated 
exhibit a considerable range (e.g. the Cu-Ta interfacial energy ranges within an order 
of magnitude), a minimum possible summation ( Iminγ∑ ) and a maximum possible 


























 Energy (J/m2) Reference 
 Cu grain boundary 0.3-0.95 92 
 Cu-SiNx interface 0.9-2.2 93 
 Cu-Ta interface 0.18-1.31 94 
 Surface energy of Cu 1.41- 2.31 95-96 
 Ta surface energy 1.79-3.45 97 
 SiNx surface energy 1.2 98 
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 will be used to estimate the upper and lower bounds for the critical radius (Table 5.3). 
For an hydrostatic stress of 400 MPa, the lower and upper bound critical radii were 
found to be 
 
nmr 01.20*max =  for 
I
minγ∑  )400( MPa=σ  
nmr 30.7*min =  for 
I
maxγ∑ )400( MPa=σ  
 
Although a hydrostatic stress of 400 MPa was found from the OOF2 calculations, 
the actual value of stress present in the experiments reported herein requires some 
further discussion. This is because in the OOF2 calculations, only xσ  and yσ  were 
used as boundary conditions [37], while zσ =86MPa was neglected due to the 2-D 
nature of the OOF2 software. If 3-D simulations were performed, the hydrostatic 
stress would likely be higher. In addition, the stresses in thin TEM samples are 
different from those for real interconnects, a point which was discussed in Chapter 3. 
In fact, an increase of 1.7 to 1.8 times the original stresses should be present in the 
TEM samples. When these factors are taken into account, is not unreasonable to 
consider an upper level stress of 1GPa. Thus, for GPaFel 1−=∆ , the lower and upper 
bound void critical radii can be calculated as 
 
nmr 04.8*max =  for 
I
minγ∑  )1( GPa=σ  
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nmr 92.2*min =  for 
I
maxγ∑ )1( GPa=σ  
 
In general, the range of possible critical radii as a function of stress according to 
model I can be more easily observed in Figs. 5.3 and 5.4 for which the Iminγ∑  and 
I
maxγ∑ conditions are considered. The results for models II and III can also be 
observed in Figs. 5.3 and 5.4, but will be discussed later. 
 
Once the critical radius is determined, the activation free energy * F∆  for void 
nucleation can be calculated by inserting r* in for r into equation (5.2) which gives 
* F∆ . 
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= ∑γπ                                                                                                 (5.5) 
                                                         
In this fashion, we can plot *F∆  as a function of stress, as shown in Figs. 5.5 and 
5.6. It is evident that the activation energy is much too large for voids to nucleate 





                                                                               











 Cu/Ta/Cu grain boundary triple junction
 Cu/Ta with no Cu grain boundary
 Middle of Cu grain boundary
 Cu/Ta/Cu grain boundary triple junction
 Cu/Ta with no Cu grain boundary







 Fig. 5.3: Critical radius (r*) for void formation as a function of stress for the 
maximum and minimum summation of ∑ γ for the 3 possible void 
nucleation sites. Box inset on following page (Fig. 5.4). 
∑ min γ
∑ max γ













 Cu/Ta/Cu grain boundary triple junction
 Cu/Ta with no Cu grain boundary
 Middle of Cu grain boundary
 Cu/Ta/Cu grain boundary triple junction
 Cu/Ta with no Cu grain boundary








Fig. 5.4: Fig. 5.3 rescaled for the critical radius as a function of stress for the 
maximum and minimum summation of ∑ γ for the 3 possible void 










































Fig. 5. 5 : Change in activation energy as a function of stress for a void nucleating at 



















































Now let’s consider model II where a quarter sphere void nucleates at the Cu/Ta 
interface away from a grain boundary (Fig. 5.1(b)). In this case, the change in 
Helmholtz free energy due to void formation is similar to model I, with the exception 
that for model II, the Cu grain boundary does not play any role. Therefore, equation 
(5.2) can be rewritten in the form 
 















1                                                                    (5.6) 
 
where all the terms have the same meaning as before. Using the same procedure, the 

































*                  (5.7)                               
 
The results are shown in Figs 5.5 and 5.6 for  IIminγ∑  and 
II
maxγ∑ . As compared to 
model I, there are no significant differences in the critical radius for a given stress 
value. As γ∑ and the void critical radius does not vary significantly from model I, 
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* F∆  is approximately the same for model II. 
 
Model III considers the possibility of voids forming at the Cu grain boundary (Fig. 
5.1(c)). For this case, we consider the void to be a half sphere of radius r. For model 
III, the change in Helmholtz free energy due to void formation is calculated by 










2 −−++∆=∆ −−−                 (5.8) 
                                                              




F , which gives                    






















*                                              (5.9) 
 
The changes in critical radius as a function of the stress is shown in Figs 5.3 and 5.4 
for  IIIminγ∑  and 
III
maxγ∑ . As compared to model I or II, the critical radii r* are smaller 
for IIImaxγ∑ , but a significant difference is not seen. The maximum and minimum 
summation of IIIγ∑  is shown in Table 5.2. 
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As the r* and γ∑ does not vary significantly from models I and II, * F∆ is  
approximately the same for model III. Therefore, for models I, II and II, it seems 
unlikely that the energetics alone are responsible for void formation. 
 
We are now left with the calculations for the case where the SiNx passivation 
layer is absent at bottom surface, due to TEM sample preparation. This is important as  
the images obtained in by TEM are 2D projections, and in such a case, it is not 
possible to determine if voids nucleate at the top Cu/SiNx interface or at the bottom 
Cu free surface.  
 
The summation of the minimum and maximum of the free/interfacial energies was 
given in Table 5.2 As it can be seen, the summation of the free/interfacial energies do 
not significantly change due to void formation at the Cu free surface. For example, 
the Iminγ∑  for the void nucleating at both the Cu/SiNx interface or Cu free surface 
have values of  1.46 and 1.96 J/m2. Likewise, the corresponding r* for each case is 
2.92 and 3.92 nm respectively. As such, the critical radius for void formation at the 
Cu free surface, for models I, II or III, will not affect the critical energy significantly. 
Hence it can be concluded that void formation at the triple junctions is not solely due 
to the energetics of the interfaces. As will be discussed in section 5.2.4, the presence 
of defects cannot be ruled out. In particular, the presence of contaminants in the 
electroplating bath (e.g. sulfuric acid, chlorides [77]), copper oxide formation, or 
other defects could significantly alter the energetics for void nucleation. In addition, 
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the energetics of void nucleation might be better understood if there was a better 
understanding of the Cu/Ta interfacial energies as was seen in Table 5.1. This 
understanding of the specific interfacial energies at the Cu/Ta interface, as well as the 
understanding of the types and density of defects could also be important in 
understanding the mechanisms for void nucleation. 
 
5.2.2 Role of grain orientation/diffusion paths 
From the previous section we learned that the energies of the interfaces present 
are not likely to control the nucleation of voids. Therefore, the fact that voids seem to 
nucleate preferentially at triple junctions where a Cu grain boundary meets the DB 
still needs to be explained. In this regard, one aspect to consider is the overall number 
of available triple junctions at the Cu/DB interface and within the Cu lines. A simple 
count reveals that triple junctions at the Cu/DB interface are a factor of three higher 
than within the Cu lines. 
 
Therefore, the higher number of triple junctions at the Cu/DB interface increases 
the probability of void nucleation at these sites. But, why are triple junction preferred 
sites? To answer this question, we should look first at the misorientation between 
grains. For a general scenario where there is a significant misorientation (> 10o) 
between grains, the triple junctions are points of high local stress. This in turn 
promotes the formation of stress gradients. Furthermore, as three interfaces converge 
at triple junctions and high-angle boundaries provide fast diffusion paths through the 
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grain boundaries, it seems that all the conditions are met to drive vacancies to triple 
junctions and initiate void formation. Additionally, since these three interfaces exhibit 
different diffusivities, there should be a significant flux divergence at these triple 
junctions. These conditions are ideal for nucleation to occur at triple junctions. This 
mechanism can explain why voids do not form at the Cu/Ta interface away from a 
grain boundary, as these regions lack the high local stresses (based on the simulated 
local stress results) and fast diffusion paths through high-angle boundaries. In 
addition, the flux divergence will not be as significant due to the absence of grain 
boundaries with high diffusivities. 
 
 
We should now turn to the discussion to the in-situ TEM observations that show 
that while triple junctions are the preferred sites for void formation, the location of 
these sites is very specific. In fact, during the experiments, while many triple 
junctions were available, void formation occurred in particular locations. To learn 
more about these specific locations, grain orientation analysis was conducted in the 
regions where voids were observed to form. In the first experiment, the void formed 
at a triple junction where two grains with orientations (11 5 1) and (0 2 3) met at the 
Cu/Ta DB interface (Fig.5.7a). These grains have a misorientation angle of 10.37o. In 
the second experiment, the void formed at a triple junction where two grains with 
orientation  )8176(  and )272426(  and misorientation angle of 24.84o met at the 




         
                                (b)                                                                   (c) 
Fig. 5.7 : TEM of void from Chapter 4. (a)-(c) shows three different voids observed 
to form during in-situ TEM heating experiments. The crystal orientation of 
the grains adjacent to the voids are shown. 
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where two grains with orientations )2265( and )5415(  and a misorientation angle of 
14.1o meet at the Cu/Ta DB interface (Fig.5.7c). 
 
 These results show that in all three cases, the misorientation angles were all 
higher than 10 o. Nucci et. al. [66] reported earlier that such high angle grain 
boundaries promote the formation of voids to reduce their high energy. However, as 
previously discussed in section 5.2.1, the grain boundary energy does not seem to be 
controlling the formation of the voids. Therefore, an alternative explanation for the 
role of grain boundaries is to consider the fast diffusion paths provided by high-angle 
boundaries, which can facilitate void formation. An additional consequence of large 
misorientations between Cu grains is the presence of high local stresses and steep 
stress gradients. This will be discussed next.  
 
5.2.3 Role of local stresses/stress gradients 
Due to the misorientation between Cu grains and the anisotropic character of Cu, 
local stresses develop in Cu interconnects. Therefore it is important to correlate the 
presence of local stresses with void formation. Among the three experiments carried 
out, two of these show the formation of voids in regions of high local stresses and 
high stress gradients (Fig 4.18, 4.22). On the other hand, the remaining experiment 
shows the formation of a void in a region where the local stresses and the stress  
gradients were low (Fig 4.20). In particular, in the first experiment (Fig 4.18), void 
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formation occurred at the site of maximum local stresses, whereas in the second 
experiment, the local stress at the void formation site, although not the highest, was 
still high. In the final experiment, however, the void formed at a triple junction which 
did not exhibit a very high local stress.  Reasons for this behavior are not fully 
understood, although a few scenarios are possible. First, the range of stresses from 
point-to-point on the Cu interconnects lines does not vary by more than 100 MPa. 
Second, a precise correlation between the local stresses present and void formation 
should be made carefully, as only a 2D FEM stress simulation was performed. The 
inclusion of zσ =85MPa could alter the magnitude of the absolute stresses. Third, 
perhaps the site in question had diffusion paths readily available. 
 
In general, while being conservative at this point, it seems that there is a 
correlation between high local stresses and void formation. 
 
Furthermore, in order to understand the changes in stress introduced by the 
formation of the void, stress simulations were carried out before and after void 
formation. Fig.4.23 shows that the local stresses increase significantly upon void 
formation, particularly at the corners of the void (Fig. 4.23), where hydrostatic 
stresses exceeding 600 MPa were calculated.  These stresses are well over the 
maximum 430 MPa observed in Cu lines prior to void formation. In addition, steep 
stress gradients develop adjacent to the void, which provide a high driving force for 
void growth after the void nucleates. 
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5.2.4 Concentration of defects 
Defects can exist in various forms in Cu interconnects, including vacancies, 
dislocations and interfacial flaws at the Cu/Ta interface. In addition, a high defect 
concentration is known to exist at the Cu/SiNx interface, due to the Chemical 
Mechanical Polishing (CMP) process after electroplating. Therefore, these defects can 
play a role in void formation. 
 
Let us first consider the effects of vacancy concentration on void formation. The 
classic theory for determining the equilibrium concentration of vacancies as a 

















vexp                                                                                                 (5.4) 
 
where, fvS is the entropy for single vacancy formation, 
f
vH  the enthalpy for single 
vacancy formation,  k  is Boltzmans constant and T is the temperature in K. For Cu, 
kS fv 3.00.3 ±=  and eVH
f
v 03.019.1 ±= [89]. However under the influence of stress, 
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where σ  is the stress and vΩ  the vacancy volume. Assuming for Cu, 
33010422.1 mv
−×=Ω [91], the vacancy concentration was calculated over a 
temperature range of 50 to 500oC for various stress levels (Fig. 5.8). Since the voids 
observed in this work formed at temperatures between 220 oC and 250 cC, and the 
stress simulations were carried out at 230 oC, the vacancy concentration is compared 
at this temperature as a function of stress (Fig. 5.8 and Table 5.4).  The results show 
that the effects of stress on vacancy concentration is not significant. In fact, at 1 GPa,  
the vacancy concentration is 3.07×10-11, about 1.5 times the concentration under no 
stress. Nevertheless, points of high local stress, such as triple junctions should lead to 
higher vacancy concentrations. Keeping in mind the increased concentration of 
vacancies at triple junctions, is the condensation of these vacancies enough to explain 
the void sizes observed during in-situ TEM experiments? To address this question, let 
us consider the formation of voids at the Cu/Ta triple junction. According to Table 5.1, 
the critical radius for void formation is 2.92 nm at 1 GPa. As the number of vacancies 
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1 rV π×= is the volume of  
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Fig. 5. 8: Equilibrium vacancy concentration as a function of temperature for zero 
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a quarter sphere, thus for r*=3nm, 2400* ≈n  vacancies. Taking into consideration 
the values for the concentration of vacancies at 230 oC, this means that the random 
statistical condensation of vacancies cannot explain the void size observed. 
 
During the in-situ TEM observations reported in this work, the voids were seen to 
nucleate instantaneously. Therefore, if we assume the period of a ½ second for void 
formation, vacancies can travel a distance given by Dtx ~ , where 
)exp(
kT
QDD o −=  is the diffusion coefficient, D0 is the pre-exponential factor, Q the 
activation energy, k Boltzmann’s factor, T the temperature in K and t the time (s). The 
pre-exponential terms were calculated from table 5.5 [7], where δ  is the grain 
boundary width, and Tm is the melting temperature. For the activation energies, the 
values given in Table 5.6 [7] were used, where ∆HB, ∆HGB, and ∆HS are the activation 
energies for bulk, grain boundary, and surface respectively in eV/atom. 
 
The diffusion coefficients as a function of temperature are shown in Fig. 5.9. 
From Fig. 5.9, the diffusion coefficients for bulk, grain boundary and surface 
diffusion at 230oC (DB=6.03947×10-21 cm2/s, Dgb=7.05988×10-13 cm2/s (assuming 
δ =0.5nm), and Ds=3.04486×10-10 cm2/s) were inserted into Dtx ~  and calculated.  
 
If bulk diffusion predominates, the vacancies can travel a distance of 5.50×10-13m. 
Therefore, assuming the effective volume (the volume from which vacancies can 







Table 5. 5: The pre-exponential term for bulk, grain boundary, and surface diffusion 
[7]. 
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Table 5.6: Activation energies for bulk, grain boundary, and surface diffusion [7]. 
Units in eV. 
 
 
∆HB  ∆HGB   ∆HS 
























Fig. 5. 9:   Plot of ln D versus Temperature for Cu for surface, grain boundary, and 





10-37m3. As in this volume there are 810473.1 −× atoms, assuming the 
concentration of vacancies, there are not enough vacancies previously calculated, to 
nucleate a quarter sphere void of 3 nm radius.  
 
If, on the other hand, grain boundary diffusion dominates, the vacancies can travel 
a distance 5.941 nm in 0.5 seconds. Hence, assuming the effective volume to be a 
quarter disk, 0.5 nm in width and radius r=5.941nm, gives V= 32610386.1 m−× . As in  
this volume there are 31070.7 ×  atoms (assuming the grain boundary to have the same 
structure as the bulk material), there are still not enough vacancies to nucleate a void 
of 3 nm in size.  
 
However, voids are known to form at the Cu/Ta DB/Cu grain boundary triple junction 
at the Cu/SiNx interface, which is known to have a large number of defects due to the 
CMP process post-electroplating. Thus, this interface needs to be considered. The 
Cu/SiN interface diffusivity is approximately 273 10sec)/( −≈mDIIδ  [46]. Using an 
interface thickness of 0.5 nm, the effective distance traveled by vacancies within a 
nucleation time of 0.5 seconds is approximately 1 nm. From Fig. 5.2, this gives a 
volume of V= 32710571.1 m−× . As in this volume there are 21073.8 ×  atoms 
(assuming the interface to have the same structure as the bulk material), there are still 
not enough vacancies to nucleate a void 3nm in size. 
 
If we now combine the grain boundary and Cu/SiNx interface effects, the number 
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of vacancies at the void is approximately 410085.1 × by assuming vacancy volume to 
be 33010422.1 m−× . While the number of possible vacancies does exceed the 2400 
number of vacancies required for void nucleation, a quantitative understanding of the 
defects at the Cu/SiNx is not available at this time. 
 
Finally, if surface diffusion dominates (due to the presence of a free surface in the 
TEM sample), vacancies can travel a distance of 12.34 microns. This produces an 
effective volume which can generate enough vacancies to promote the formation of a 
void 3 nm in size. 
 
 
In summary what is not clear at this time is the role of  defects in the material. It is 
important to point out that for Cu interconnects, where Cu is electroplated, there is a 
large number of defects (including contaminants from the electroplating bath) present 
due to processing. Thus, while the above treatments provide fundamental information 
regarding the vacancy concentration and effective volume for vacancy diffusion, a 
more detailed look considering the presence of other defects could be important in 
understanding the SIV behavior. In addition, the energetics of void formation 
discussed in 5.2.1 could also be affected by the presence of oxides, excess vacancies, 
or contaminants, and should be studied further. 
 
5.2.5 Summary for void formation 
We have thus far looked at the various possible mechanisms to explain void 
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nucleation at the Cu/Ta DB/Cu grain boundary triple junction. The effects of 
energetics, grain orientation, diffusion paths, local stresses (stress gradients), and 
defect (vacancy) concentration were all considered as factors influencing void 
nucleation. 
 
The reason why voids predominantly nucleate at the Cu/Ta DB/Cu grain boundary 
triple junction could be due to the flux divergence, as the three interfaces (Cu/Ta, Cu 
grain boundary, Cu/SiNx) exhibit different diffusivities. In addition, the large number 
of Cu/Ta DB/Cu grain boundary triple junction, the high local stresses at the triple 
junction, and the density defects (excess vacancies, contaminants, etc.) could all 
contribute to preferential nucleation of voids at triple junctions. Although there does 
not seem to be sufficient vacancies in the effective volume for vacancy condensation 
based on the calculation for the equilibrium number of vacancies under stress, the 
actual number of vacancies will be much higher than the equilibrium vacancy 
concentration due to Cu processing (i.e. CMP)  Thus a quantitative understanding of 
vacancy concentration at the Cu/SiNx interface is crucial to better understand this 
behavior. 
 
5.3 VOID GROWTH 
 
5.3.1 Crystallographic observations of void surfaces 
Upon nucleation, all the voids observed exhibit a spherical surface (Fig. 4.6). This 
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is probably due to the fact that during the very initial stages of void growth, the 
driving force is very high leading to high vacancy diffusion. As a result, the void tries 
to minimize surface energy by assuming a spherical shape. However, as the void 
grows, as for example shown in Fig. 4.9, the driving force is reduced, thereby 
reducing vacancy diffusion. In this case, a quasi-equilibrium condition is reached, by 
which the void can expose low energy surfaces. Therefore, the shape of the void 
changes from spherical to faceted, assuming a particular angle, until the void stops 
growing. In the case of Al, a similar behavior was found, where the faceted {111} 
planes were exposed, due to their low surface energy [27]. For Cu, we expect the 
faceted planes to be the same due to the fact that both Cu and Al possess a face-
centered-cubic structure.  
 
A careful look at one of the voids is shown in Fig. 5.7 (a). In this case, when the 
void opens up and assumes a faceted shape, the void seems to slope downward, as 
seen in the illustration depicted in Fig. 5.10. Based on these images, the approximate 















Fig. 5. 10: Schematic illustration of the void free surface in Fig. 5.5 (a) 
 
 
The exposed surfaces are 
slanted from right to left at 




observations,  the void develops )131( and )202( surfaces. 
 
For the case of the void in Fig. 5.7(b) a careful analysis revealed that the exposed 
surfaces are )420( and )111(  surfaces. These planes form an angle close to 90 o to a 
direction normal to the two grains. Finally, for the void shown in Fig. 5.7(c), 
)311( and )111( surfaces opened up during void growth.  
 
Based on the analysis of these three voids, it seems that most of the surfaces that 
open up during void growth seem to be low surface energy planes (Table 5.7).  
 
5.3.2 Void angle 
The void angle commonly observed in this work for faceted voids during void 
growth was around 140o observed from the direction normal. This value was slightly 
larger than the angles observed for Al, which were closer to 120 o [27]. At equilibrium, 
the angle exhibited by the void should be given by a relationship between the grain 
boundary energy and the free surface energy where, 
 
)2/cos(2 θsg EE =                                                                                                 (2.7) 
 
Assuming the range of free surface energies and grain boundary energies for Cu 






























is plotted in Fig. 5. Based on these calculations, it can be seen that for a void angle of  
140 o, and a grain boundary energy of 1.0 J/m2 (the maximum grain boundary energy)  
for reported Cu from reference [96]), we get a free surface energy of around 1.4 J/m2, 
which is the lower limit according to the free surface energy range assumed (Fig. 
5.11). 
 
However, typically voids do not open up free surfaces parallel to the z-direction 
unless a low surface energy plane is associated with that surface. More likely, voids 
create slanted free surface (Fig. 5.10). In such a case, the void angle is slightly higher 
than the 140 o measured from planar TEM images. Under these conditions, although 
the free surface energy calculated is still at the lower end of the free surface energy 
range assumed, it agrees well with the fact that during void growth the free surfaces 
which are expected to open up are low energy surfaces. 
 
5.3.3 Void growth rate 
Void propagation was also monitored by in-situ TEM, as shown by the sequence 
of images taken over a 12 minute period (Fig.4.9). The kinetics of void growth match 
well with a one-dimensional grain boundary diffusion model, for which the flux, J 






=  [14], where Dgb is the grain boundary diffusion 
coefficient, k is Boltzmann’s constant, T the temperature,  σn the stress normal to the 












































Fig. 5. 11: Plot of void angle vs. surface energy for range of grain boundary energies. 
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direction. For the calculations, the stress gradient along the grain boundary was 
considered linear from the intersection of the void and the grain boundary (point P1 in 
Fig.4.9), to where the grain boundary intersects the Ta DB (point P2 in Fig.4.9).  For 
these conditions, the calculated flux was found to be J=6.6×1019/m2s and the velocity 
v=0.66 nm/s. The calculated velocity compares well with the velocity v=0.23 nm/s 
for void growth observed along the grain boundary direction (Fig.4.9). Based on the 
calculations, it seems the void growth observed matches closely what would be 
expected for grain boundary diffusion. This is in agreement with what Gan has 
reported for stress relaxation in Cu films, which stated that the diffusivity at the 
Cu/SiN cap layer interface was found to be generally lower than the grain boundary 
diffusion at the temperature range studied (200oC) [46]. Since the temperature range 
is very close (compared to 220oC-250oC in this study), the theory might be applicable 
to void growth in the 180 nm Cu interconnects observed in this study, where faster 
diffusion rates at the grain boundary could have dominated the void growth rate, 
above. If diffusion through the Cu grain boundary is an important diffusion 
mechanism for stress relaxation in Cu, then the models presented in Chapter 2 should 
be applicable to the case of Cu. 
 
5.3.4 Role of grain boundaries 
Some grain boundaries were seen to act as obstacles to void growth, while some 
grain boundaries were permeable to void growth. Examples of grain boundaries 
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acting as obstacles are observed in Fig. 4.9 and Fig. 4.29. In Fig. 4.9, both types of 
grain boundaries can be observed. Though the crystal orientation was not measured in 
this case, the surface energy of the grain boundary will most likely determine whether 
the void will continue to grow. If the free surface of the newly exposed grain exhibits 
a fast diffusion path (e.g. (111) plane), then the void will continue to expand. On the 
other hand if the newly exposed grain exhibits a high energy plane with slow 
diffusivity, the void is likely to stop.  Fig. 4.29 is another good example of how  a 
grain boundary can limit void growth. The presence of such a grain boundary seems 
to prevent void growth along the width of the line, which leads to a situation where 
the void opens up with a high void angle. 
 
5.3.5 Summary for void growth 
The observations of void growth showed that the flux rate coincides with what 
would be expected for grain boundary diffusion, despite the presence of a free Cu 
surface at the bottom of the Cu interconnect due to the TEM sample preparation 
process. Although, most likely, that some diffusion occurred along the free Cu surface 
accelerating the void growth process, grain boundary diffusion still seems to be an 
effective path for diffusion in the void growth process. The main reason for this could 
be due to the high stress gradient along the width of the line at the tip of the void as 
was seen in Fig. 4.27. Although such stress gradients also exist along the length of the 
line at the tip of the void on the Cu/Ta interface (Fig. 4.26), the slow diffusivity of the 
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Cu/Ta interface does not make this an effective diffusion path. The simulated stresses 
along the width of the void seems to agree well with the model for void growth 
presented by Yost [58] in section 2.3.2 
 
 In addition, the equilibrium void angle was observed to be slightly larger than 
140o, which seems to match well with the expected high grain boundary energy and 
low surface energy of Cu. Although the free Cu surface exposed during void growth 
did not coincide with a {111} type plane, other low energy free surfaces were created 
during void growth. Void growth also showed that grain boundaries can act as 
obstacles to grain growth in some cases, preventing the void from propagating to 
point of failure by growing fully across the width. 
 
 
Since grain boundary diffusion seems to play an important role in void growth, 
void growth behavior could be sensitive to the activation energy of grain boundary 
diffusion as was suggested by Yost’s model [57]. A closer study on the effects of the 
grain boundary type and void growth could provide better insight on this effect.  
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5.4 THICKNESS CONTRAST FROM STEM 
 
The results from the in-situ STEM results showed that post-void formation (Fig. 
4.27), a mass pileup resulting in about a 50% increase in thickness from an original 
thickness of approximately 50 nm could be identified. Since this change in thickness 
is too large to be accommodated by the Cu/SiNx interface, this indicates that the 
material diffused onto the free Cu surface during in-situ TEM heating. 
 
 In Fig. 4.30 however, a significant sized void had formed (close to 180 nm in 
width), but no increase in brightness adjacent to the voids were observed, indicating 
the absence of any accumulation of material on the free surface. In fact, as shown by 
arrows, a decrease in brightness was observed, showing that the thickness at the edge 
of the void decreased due to the void propagation. This can be explained by the 
expected high stresses at these tips, as was shown by FEM stress simulations of a 
voided Cu interconnect in Fig. 4.25. The high stress concentrations will likely cause a 
high chemical potential gradient inducing flux of vacancies to the tips resulting in 
further void growth. 
 
In addition to these two observations, another void was observed in the HAADF 
STEM mode in-situ during heating conditions, where a small void (approximately 70 
by 20 nm) was seen nucleating and undergoing growth at the Cu/Ta interface (Fig. 
4.28). As this was seen in the HAADF STEM mode, the grain boundaries present 
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were not clear. It was observed later in BF TEM mode (Fig. 4.29) that the void 
originated at the triple junction, and propagated laterally in the y-direction, but the 
presence of the grain boundary prevented further growth of the void along the width. 
In the observation of the image sequence in Fig. 4.28 taken over a 4 minute period, no 
noticeable change in the contrast (and thus no noticeable change in thickness) was 
observed. However, the resolution was poor and no definitive conclusions can be 
drawn at the moment. However, since the two voids, which did not fully open, did not 
reveal change in thickness near the void, this could be an indication that grain 
boundary diffusion might be the initial dominant diffusion path during void growth, 
as the void tip will have the highest stress concentration (Fig. 4.25). This in turn will 
make void growth along the width favorable. Once the void fully opens, the stress 
concentration at the tip of the void no longer exists, and the void might then grow 












This thesis studied the stress relaxation mechanisms in 1.8 micron and 180 nm 
wide Cu interconnects through the use of in-situ TEM heating, and specifically 
looked at the stress-induced-void formation in 180 nm Cu. The following conclusions 
were made based on this research. 
 
1. 1.8 micron wide Cu interconnects exhibited distinctly different initial stress 
relaxation behavior compared to 180 nm Cu interconnects when observed through 
in-situ TEM heating. 1.8 micron wide Cu interconnects exhibited stress relaxation 
through dislocation nucleation, while the 180 nm Cu interconnects relaxed the 
stress through void formation. Voids in 180 nm Cu interconnects predominately 
formed at the Cu/Ta DB/Cu grain boundary triple junctions at temperatures 
between 220oC and 250oC. 
 
2. Crystal orientation measured with ACT showed that the top layer of the 180 nm 
Cu interconnects does not have a very strong (111) texture, due to many 
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contributions from the sidewall texture and annealing twins. The use of the ACT 
software allowed for the crystal orientation analysis of all grains including 
nanoscale grains (~20nm). 
 
3. Based on FEM stress calculations and in-situ TEM heating results, a correlation 
between the local stress (gradient) and void formation did exist, although the 
presence of local stresses does not seem to be the sole reason for void formation.  
Based on modeling void nucleation, the energetics for void formation alone does 
not seem to be the responsible mechanism. A more complicated void nucleation 
process affected by the influence of various defects, grain boundary 
misorientation, and  diffusivity is likely to occur. 
 
4. The nucleation of voids at the Cu/Ta DB/Cu grain boundary triple junction could 
be due to flux divergence, as the three interfaces (Cu/Ta, Cu grain boundary, 
Cu/SiNx) associated with the triple junction exhibit different diffusivities. In 
addition, the large number of the Cu/Ta DB/Cu grain boundary triple junctions, 
the high local stresses at the triple junctions, and the density of defects (excess 
vacancies, contaminants, etc) could all contribute to voids preferentially 




5. Void growth showed that the flux rate coincides with what would be expected for 
grain boundary diffusion. During void growth, a constant void angle of 140o was 
observed to exist. The free faceted surfaces created during void growth does not 
seem to coincide with a (111) type surface, but does seem to match other low 
surface energy planes, based on the crystal orientation measurements. 
 
6. The use of the HAADF STEM for identifying thickness changes was 
demonstrated. In-situ HAADF STEM heating showed that initially, no apparent 
pile up of material was seen during void growth, but an increase in thickness, 
adjacent to the void, was observed after complete failure, which indicates that 




6.2 FUTURE WORK 
 
One drawback of the experiments conducted in this work is the unavoidable 
creation of a Cu free surface due to the TEM sample fabrication process. The 
availability of a fast diffusion path makes it difficult to correlate the empirical 
observations with theory. In order to improve our understanding, thinner Cu 
interconnects (<100nm) which will allow the fabrication of TEM samples without 
having to sacrifice the bottom DB are being considered for collaborative research 
with Freescale Semiconductors. Experimental results using such samples should 
provide much better insight into SIV behavior. 
 
This work was concentrated on the effects of the crystal orientation and simulated 
local stresses on the SIV mechanisms. In addition to SIV, however, Electromigration 
(EM) is another reliability issue of major concern. In this regard, the experimental 
methods developed in this thesis could provide valuable information for 
understanding EM behavior as well. In order to conduct in-situ EM tests in a TEM by 
applying a small current through the Cu however, the Cu samples must be specifically 
processed for this test, which makes it difficult to do.  
 
In this respect, a novel method of preparing simple test structures for EM testing 
in the TEM was developed by the author. In order to apply an electrical current 
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through the TEM samples, additional preparation steps need to be performed for 
TEM specimens obtained for plan view. In particular, electrodes need to be made on 
the sample in order to connect the Cu interconnect lines. The steps followed for the 
fabrication of electrodes are outlined in Fig. 6.1 (steps 1 through 6). To fabricate the 
electrodes onto the TEM sample, the FIB is used.  
 
First, a carbon tape (1mm by 5mm) is applied on the central part of the TEM 
samples, so that the long end of the tape is perpendicular to the Cu lines (Step 1). In 
Step 2, a Pt layer is then sputtered onto the sample by sputtering. The carbon tape in 
the middle of the section will prevent the Pt from being sputtered on the whole 
specimen surface. Subsequently, a rectangular box (10microns× 800microns) is 
milled using the FIB on each side of the C tape, exposing the Cu lines (Step 3). Then, 
Pt is deposited by FIB to cover the exposed Cu and allow conduction with the 
initially sputtered Pt layer (Step 4). After removing the sample from the FIB, an 
additional layer of Pt is sputtered to ensure contact of the Pt layer with the Cu (Step 
5). Subsequently, the C tape is removed, allowing the applied current to flow from the 
electrode to electrode through the Cu lines (Step 6). The absence of the Pt layer in the 
middle of the sample prevents any current from flowing on the surface (Fig. 6.1) 
 
Fig. 6.2  shows an SEM image of a TEM sample prepared by the author after the 
aforementioned steps have been completed, while Fig.10.b shows a magnified image 
of the electrode’s contact with the Cu interconnects. The conducting C tape has been 
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left on to prevent electron noise in the SEM. Testing of the completed sample in air 






Fig. 6.1:   Schematic diagram showing the 6 steps for fabricating electrodes on Cu 






Fig. 6.2:  (a) SEM image of TEM sample used for in-situ TEM applied electrical field 
experiments. (b) Magnified image of electrode. Contact between Cu and 
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